
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001462                       # Number of seconds simulated
sim_ticks                                  1462372000                       # Number of ticks simulated
final_tick                                 1462372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82350                       # Simulator instruction rate (inst/s)
host_op_rate                                    82939                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3030251                       # Simulator tick rate (ticks/s)
host_mem_usage                                 893988                       # Number of bytes of host memory used
host_seconds                                   482.59                       # Real time elapsed on the host
sim_insts                                    39741362                       # Number of instructions simulated
sim_ops                                      40025589                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        289344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data          4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data          4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data          4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             465856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu19.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu20.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu27.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu29.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         9600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           4521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data             73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data             70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data             71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           150                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                150                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         22101080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        197859368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1050348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          3719984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            43765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          3326103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          3019751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           131294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           218823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          3019751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            43765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.inst            43765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.inst            87529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          3019751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          3019751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.inst            87529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          3194810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.inst            43765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          3151045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          3063516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst            43765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          3107281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             318561898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     22101080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1050348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        43765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       131294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       218823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        43765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu19.inst        43765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu20.inst        87529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu27.inst        87529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu29.inst        43765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst        43765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23895425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6564677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6564677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6564677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        22101080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       197859368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1050348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         3719984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           43765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         3326103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         3019751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          131294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          218823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         3019751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           43765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.inst           43765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.inst           87529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         3019751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         3019751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.inst           87529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         3194810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.inst           43765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         3151045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         3063516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst           43765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         3107281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            325126575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        150                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 461568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  465856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9600                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1462328500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.350877                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.035922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.771786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          419     22.97%     22.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1058     58.00%     80.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      1.97%     82.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      1.04%     83.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.55%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.82%     85.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.38%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.60%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          249     13.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1824                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    286.651318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1889.242264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             4     57.14%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2     28.57%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.285714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.246638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.253566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     42.86%     42.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     42.86%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    100210251                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               235435251                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   36060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13894.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32644.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       315.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    318.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5448                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      50                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                34.97                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     196840.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8429400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4599375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                30872400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 784080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             95100720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            465431220                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            465500250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1070717445                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            735.237050                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    772679250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     637855750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5299560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2891625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24967800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             95100720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            317294775                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            595436250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1040990730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            714.831148                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    991393250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      48620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     419998250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                111420                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          108619                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1736                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             108921                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                105118                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           96.508479                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1082                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               9056                       # Number of system calls
system.cpu00.numCycles                        2924745                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           190919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1407869                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    111420                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           106200                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     2690598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3689                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                  176117                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 690                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          2883365                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.491539                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.633981                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                2591500     89.88%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  23143      0.80%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  42966      1.49%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  24244      0.84%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  42780      1.48%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  24059      0.83%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  38255      1.33%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  56811      1.97%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  39607      1.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            2883365                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.038096                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.481365                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  75908                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             2623168                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   52228                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              130532                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1529                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1246                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 327                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1378543                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1194                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1529                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 101914                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               1785459                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        25954                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  124309                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              844200                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1373171                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  26                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents               546070                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                21831                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               258829                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           1671092                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             6714236                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        2241314                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             1638891                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  32201                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              194                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          195                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  828611                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             272919                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             74222                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1564                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            420                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  1366473                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 2153094                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2539                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         22766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        83031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           90                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      2883365                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.746730                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.915660                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           1666368     57.79%     57.79% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1            280900      9.74%     67.53% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            936097     32.47%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       2883365                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              777585     36.11%     36.11% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult             229697     10.67%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1073109     49.84%     96.62% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             72700      3.38%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              2153094                       # Type of FU issued
system.cpu00.iq.rate                         0.736165                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          7192036                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         1389585                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      1348107                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              2153066                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             93                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         4620                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1898                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           39                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       804053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1529                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               1233507                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               60483                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1366819                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1133                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              272919                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              74222                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              187                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                 2054                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                3125                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          891                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1464                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             2152095                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1072793                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             999                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1145373                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 103559                       # Number of branches executed
system.cpu00.iew.exec_stores                    72580                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.735823                       # Inst execution rate
system.cpu00.iew.wb_sent                      1348373                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     1348135                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  970743                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 1576410                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.460941                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.615793                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         22776                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           249                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1421                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      2879459                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.466770                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.249662                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      2345040     81.44%     81.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       184271      6.40%     87.84% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       183263      6.36%     94.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        63348      2.20%     96.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1561      0.05%     96.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        50271      1.75%     98.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        33132      1.15%     99.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         1770      0.06%     99.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        16803      0.58%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      2879459                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            1338728                       # Number of instructions committed
system.cpu00.commit.committedOps              1344046                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       340623                       # Number of memory references committed
system.cpu00.commit.loads                      268299                       # Number of loads committed
system.cpu00.commit.membars                       113                       # Number of memory barriers committed
system.cpu00.commit.branches                   102861                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1241924                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                408                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         773985     57.59%     57.59% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult        229435     17.07%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        268299     19.96%     94.62% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        72324      5.38%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         1344046                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               16803                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    4228437                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2737560                       # The number of ROB writes
system.cpu00.timesIdled                           417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                   1338728                       # Number of Instructions Simulated
system.cpu00.committedOps                     1344046                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.184719                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.184719                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.457725                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.457725                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                3179150                       # number of integer regfile reads
system.cpu00.int_regfile_writes               1136475                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 7263572                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 506800                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                360163                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           70293                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         994.594427                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            139486                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           71317                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            1.955859                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        72533250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   994.594427                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.971284                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.971284                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          754536                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         754536                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       135819                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        135819                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         3545                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         3545                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           49                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       139364                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         139364                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       139367                       # number of overall hits
system.cpu00.dcache.overall_hits::total        139367                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       133451                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       133451                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        68665                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        68665                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       202116                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       202116                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       202116                       # number of overall misses
system.cpu00.dcache.overall_misses::total       202116                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   8426514198                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   8426514198                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   4570382594                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   4570382594                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       193500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       193500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  12996896792                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  12996896792                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  12996896792                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  12996896792                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       269270                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       269270                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        72210                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        72210                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       341480                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       341480                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       341483                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       341483                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.495603                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.495603                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.950907                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.950907                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.591882                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.591882                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.591877                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.591877                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 63143.132670                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 63143.132670                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 66560.585364                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 66560.585364                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        38700                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        38700                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 64304.146094                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 64304.146094                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 64304.146094                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 64304.146094                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      1981085                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           57910                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    34.209722                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        30602                       # number of writebacks
system.cpu00.dcache.writebacks::total           30602                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        66972                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        66972                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        63786                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        63786                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       130758                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       130758                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       130758                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       130758                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        66479                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        66479                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         4879                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         4879                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        71358                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        71358                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        71358                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        71358                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   4692446153                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   4692446153                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    359465416                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    359465416                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   5051911569                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   5051911569                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   5051911569                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   5051911569                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.246886                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.246886                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.067567                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.067567                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.208967                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.208967                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.208965                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.208965                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 70585.390168                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 70585.390168                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 73676.043452                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 73676.043452                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        37000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 70796.709115                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 70796.709115                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 70796.709115                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 70796.709115                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             257                       # number of replacements
system.cpu00.icache.tags.tagsinuse         349.682644                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            175297                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             639                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          274.330203                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   349.682644                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.682974                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.682974                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          352873                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         352873                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       175297                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        175297                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       175297                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         175297                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       175297                       # number of overall hits
system.cpu00.icache.overall_hits::total        175297                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          820                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          820                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          820                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          820                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          820                       # number of overall misses
system.cpu00.icache.overall_misses::total          820                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     53215748                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     53215748                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     53215748                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     53215748                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     53215748                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     53215748                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       176117                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       176117                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       176117                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       176117                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       176117                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       176117                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.004656                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.004656                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.004656                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.004656                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.004656                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.004656                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 64897.253659                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 64897.253659                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 64897.253659                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 64897.253659                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 64897.253659                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 64897.253659                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          179                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          179                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          179                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          641                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          641                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          641                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     42288002                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     42288002                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     42288002                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     42288002                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     42288002                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     42288002                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.003640                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.003640                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.003640                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.003640                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.003640                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 65971.921997                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 65971.921997                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 65971.921997                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 65971.921997                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 65971.921997                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 65971.921997                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                142901                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          139898                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             917                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             139967                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                106173                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           75.855737                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  1586                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                        2523237                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           143350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      1323460                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    142901                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           107759                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     2374877                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2461                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  141307                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          2519465                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.530800                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.737038                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2257914     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  25778      1.02%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  25681      1.02%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  26762      1.06%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  25400      1.01%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  25715      1.02%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  25644      1.02%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  56702      2.25%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  49869      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            2519465                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.056634                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.524509                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  50294                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2303786                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    9336                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              154847                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1202                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               1346                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              1290517                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                  97                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1202                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  80387                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               1615489                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        15262                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   89607                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles              717518                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              1284325                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               672564                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  497                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands           1842259                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             6311915                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        2044918                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps             1802374                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  39874                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  976020                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads             304398                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7549                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            3858                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1542                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  1282459                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               640                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 2262937                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            2440                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         21632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        94573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      2519465                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.898182                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.942967                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           1261460     50.07%     50.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            253073     10.04%     60.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1004932     39.89%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       2519465                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              758127     33.50%     33.50% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult             196612      8.69%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.19% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1301009     57.49%     99.68% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              7189      0.32%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              2262937                       # Type of FU issued
system.cpu01.iq.rate                         0.896839                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads          7047777                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         1304738                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      1263519                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2262937                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2847                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked       999513                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1202                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                947848                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles               63542                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           1283102                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts              304398                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7549                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                  383                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                  44                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          829                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                898                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             2262578                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1300679                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             357                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1307858                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 131184                       # Number of branches executed
system.cpu01.iew.exec_stores                     7179                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.896697                       # Inst execution rate
system.cpu01.iew.wb_sent                      1263832                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     1263519                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  873566                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 1350375                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     0.500753                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.646906                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         21571                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           627                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      2515918                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.501394                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.133003                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      1925641     76.54%     76.54% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       269986     10.73%     87.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       145791      5.79%     93.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3        85705      3.41%     96.47% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         8971      0.36%     96.83% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        76591      3.04%     99.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          615      0.02%     99.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          689      0.03%     99.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         1929      0.08%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      2515918                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            1251997                       # Number of instructions committed
system.cpu01.commit.committedOps              1261467                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       308687                       # Number of memory references committed
system.cpu01.commit.loads                      301551                       # Number of loads committed
system.cpu01.commit.membars                       315                       # Number of memory barriers committed
system.cpu01.commit.branches                   130803                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1132211                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                931                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         756169     59.94%     59.94% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult        196611     15.59%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        301551     23.90%     99.43% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7136      0.57%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         1261467                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                1929                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                    3793049                       # The number of ROB reads
system.cpu01.rob.rob_writes                   2569688                       # The number of ROB writes
system.cpu01.timesIdled                            31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     401507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   1251997                       # Number of Instructions Simulated
system.cpu01.committedOps                     1261467                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.015370                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.015370                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.496187                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.496187                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3215175                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1034636                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 7693542                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 771005                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                332175                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           65710                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         784.603509                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            174038                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            2.608014                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       486800500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   784.603509                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.766214                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.766214                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          685007                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         685007                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       167947                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        167947                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6084                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6084                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data       174031                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         174031                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       174033                       # number of overall hits
system.cpu01.dcache.overall_hits::total        174033                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       134040                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       134040                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         1043                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         1043                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            6                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       135083                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       135083                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       135084                       # number of overall misses
system.cpu01.dcache.overall_misses::total       135084                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   8303995093                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   8303995093                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     95122624                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     95122624                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        62943                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        62943                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data   8399117717                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total   8399117717                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data   8399117717                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total   8399117717                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       301987                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       301987                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7127                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7127                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data       309114                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       309114                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data       309117                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       309117                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.443860                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.443860                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.146345                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.146345                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.437001                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.437001                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.437000                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.437000                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 61951.619614                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 61951.619614                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 91200.981783                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 91200.981783                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  8991.857143                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  8991.857143                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  2083.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  2083.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 62177.459170                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 62177.459170                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 62176.998882                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 62176.998882                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      2136024                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets           77                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs           66574                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    32.084958                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    38.500000                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks         2058                       # number of writebacks
system.cpu01.dcache.writebacks::total            2058                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        67822                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        67822                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          524                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        68346                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        68346                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        68346                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        68346                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        66218                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          519                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        66737                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        66738                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   4560863581                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   4560863581                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     50351876                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     50351876                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        48557                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        48557                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   4611215457                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   4611215457                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   4611226957                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   4611226957                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.219274                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.219274                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.072822                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.072822                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.215898                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.215898                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.215899                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.215899                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 68876.492510                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 68876.492510                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 97017.102119                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 97017.102119                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6936.714286                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6936.714286                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  1333.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 69095.336275                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 69095.336275                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 69094.473269                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 69094.473269                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          42.290648                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            141226                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         2715.884615                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    42.290648                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.082599                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.082599                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          282666                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         282666                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       141226                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        141226                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       141226                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         141226                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       141226                       # number of overall hits
system.cpu01.icache.overall_hits::total        141226                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           81                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           81                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           81                       # number of overall misses
system.cpu01.icache.overall_misses::total           81                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8293179                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8293179                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8293179                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8293179                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8293179                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8293179                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       141307                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       141307                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       141307                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       141307                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       141307                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       141307                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000573                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000573                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000573                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000573                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000573                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000573                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 102384.925926                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 102384.925926                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 102384.925926                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 102384.925926                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 102384.925926                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 102384.925926                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           29                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           29                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           29                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      4441049                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      4441049                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      4441049                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      4441049                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      4441049                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      4441049                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 85404.788462                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 85404.788462                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 85404.788462                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 85404.788462                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 85404.788462                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 85404.788462                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                143249                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          140179                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             930                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             110532                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                106349                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.215576                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  1611                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                        2522607                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           143394                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      1325146                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    143249                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           107960                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     2374727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2487                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  141432                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          2519372                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.531562                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.738541                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2257579     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  25800      1.02%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  25657      1.02%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  26769      1.06%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  25405      1.01%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  25712      1.02%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  25636      1.02%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  56726      2.25%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  50088      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            2519372                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.056786                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.525308                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  50341                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2303400                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    9479                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              154936                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 1216                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               1375                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              1292179                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 1216                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  80469                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               1614756                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        14649                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   89829                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles              718453                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              1285906                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  41                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               672583                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1506                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands           1844649                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             6319522                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        2046956                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps             1804381                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  40266                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              342                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          341                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  976230                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads             304645                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7623                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            3888                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1554                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  1283856                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               661                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 2263658                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            2496                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         21971                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        95882                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      2519372                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.898501                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.943083                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           1261206     50.06%     50.06% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            252674     10.03%     60.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1005492     39.91%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       2519372                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              759088     33.53%     33.53% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult             196612      8.69%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.22% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1300748     57.46%     99.68% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              7210      0.32%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              2263658                       # Type of FU issued
system.cpu02.iq.rate                         0.897349                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads          7049184                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         1306496                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      1264642                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2263658                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2961                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          481                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       999094                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 1216                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                947582                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles               63625                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           1284520                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts              304645                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7623                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                  328                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 260                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          832                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                912                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             2263282                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1300413                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             376                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1307611                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 131461                       # Number of branches executed
system.cpu02.iew.exec_stores                     7198                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.897200                       # Inst execution rate
system.cpu02.iew.wb_sent                      1264965                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     1264642                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  874673                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 1352334                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     0.501323                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.646788                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         21971                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             903                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      2515762                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.501854                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.133763                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      1925104     76.52%     76.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       270205     10.74%     87.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       145776      5.79%     93.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3        85751      3.41%     96.47% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         9020      0.36%     96.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        76612      3.05%     99.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          627      0.02%     99.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          702      0.03%     99.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         1965      0.08%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      2515762                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            1253080                       # Number of instructions committed
system.cpu02.commit.committedOps              1262546                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       308826                       # Number of memory references committed
system.cpu02.commit.loads                      301684                       # Number of loads committed
system.cpu02.commit.membars                       315                       # Number of memory barriers committed
system.cpu02.commit.branches                   131073                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1133019                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                931                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         757109     59.97%     59.97% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult        196611     15.57%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        301684     23.89%     99.43% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         7142      0.57%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         1262546                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                1965                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                    3794349                       # The number of ROB reads
system.cpu02.rob.rob_writes                   2572647                       # The number of ROB writes
system.cpu02.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3235                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     402137                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   1253080                       # Number of Instructions Simulated
system.cpu02.committedOps                     1262546                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.013125                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.013125                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.496740                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.496740                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3216230                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1035101                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 7696137                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 772506                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                332354                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           65710                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         784.495944                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            174129                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            2.609378                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       486843500                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   784.495944                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.766109                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.766109                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          685323                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         685323                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       168041                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        168041                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         6081                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         6081                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data       174122                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         174122                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data       174124                       # number of overall hits
system.cpu02.dcache.overall_hits::total        174124                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       134094                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       134094                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         1046                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           11                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            7                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       135140                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       135140                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       135141                       # number of overall misses
system.cpu02.dcache.overall_misses::total       135141                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   8303856311                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   8303856311                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     98384865                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     98384865                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       139468                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       139468                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        48501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        48501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data   8402241176                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total   8402241176                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data   8402241176                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total   8402241176                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       302135                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       302135                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         7127                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         7127                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data       309262                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       309262                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data       309265                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       309265                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.443821                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.443821                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.146766                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.146766                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.436976                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.436976                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.436975                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.436975                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 61925.636576                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 61925.636576                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 94058.188337                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 94058.188337                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 12678.909091                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 12678.909091                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6928.714286                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6928.714286                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 62174.346426                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 62174.346426                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 62173.886356                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 62173.886356                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      2136166                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs           66579                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    32.084681                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         2046                       # number of writebacks
system.cpu02.dcache.writebacks::total            2046                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        67875                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        67875                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          527                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        68402                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        68402                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        68402                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        68402                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        66219                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          519                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        66738                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        66739                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   4559611962                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   4559611962                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     51482115                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     51482115                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       119032                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       119032                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        43999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        61000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   4611094077                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   4611094077                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   4611096577                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   4611096577                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.219170                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.219170                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.072822                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.072822                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.215798                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.215798                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.215799                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.215799                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 68856.551171                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 68856.551171                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 99194.826590                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 99194.826590                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10821.090909                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10821.090909                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  6285.571429                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  6285.571429                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 69092.482199                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 69092.482199                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 69091.484394                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 69091.484394                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          42.290328                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            141359                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         2718.442308                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    42.290328                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.082598                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.082598                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses          282916                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses         282916                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       141359                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        141359                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       141359                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         141359                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       141359                       # number of overall hits
system.cpu02.icache.overall_hits::total        141359                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           73                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           73                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           73                       # number of overall misses
system.cpu02.icache.overall_misses::total           73                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      5886442                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      5886442                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      5886442                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      5886442                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      5886442                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      5886442                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       141432                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       141432                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       141432                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       141432                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       141432                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       141432                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000516                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000516                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000516                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000516                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 80636.191781                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 80636.191781                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 80636.191781                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 80636.191781                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 80636.191781                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 80636.191781                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3422782                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3422782                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3422782                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3422782                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3422782                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3422782                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 65822.730769                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 65822.730769                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 65822.730769                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 65822.730769                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 65822.730769                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 65822.730769                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                142856                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          139821                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             922                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             110365                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                106141                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.172700                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  1596                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                        2521923                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           143243                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      1323472                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    142856                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           107737                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     2374968                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2469                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  141354                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          2519453                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.530831                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.737003                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2257871     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  25765      1.02%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  25698      1.02%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  26773      1.06%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  25409      1.01%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  25732      1.02%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  25638      1.02%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  56736      2.25%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  49831      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            2519453                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.056646                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.524787                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  50177                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2303881                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    9378                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              154811                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1206                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               1359                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              1290507                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1206                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  80210                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               1614868                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        15698                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   89577                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles              717894                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              1284308                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  38                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               672285                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1162                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands           1841908                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             6311799                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        2044819                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps             1801740                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  40162                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              341                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          340                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  975938                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads             304435                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              7594                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            3872                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1550                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  1282353                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               653                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 2262484                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            2489                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         21930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        95444                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      2519453                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.898006                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.943099                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           1262035     50.09%     50.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            252352     10.02%     60.11% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1005066     39.89%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       2519453                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              757886     33.50%     33.50% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult             196612      8.69%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.19% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1300810     57.49%     99.68% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              7176      0.32%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              2262484                       # Type of FU issued
system.cpu03.iq.rate                         0.897127                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads          7046908                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         1304944                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      1263227                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2262484                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2945                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          482                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked       999328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1206                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                946934                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles               63807                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           1283009                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts              304435                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               7594                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              326                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                  331                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 372                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          829                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                904                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             2262120                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1300483                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             362                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1307645                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 131118                       # Number of branches executed
system.cpu03.iew.exec_stores                     7162                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.896982                       # Inst execution rate
system.cpu03.iew.wb_sent                      1263548                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     1263227                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  873576                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 1350147                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     0.500898                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.647023                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         21871                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           631                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             894                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      2515864                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.501250                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.133010                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      1925826     76.55%     76.55% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       269868     10.73%     87.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       145725      5.79%     93.07% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3        85662      3.40%     96.47% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         8981      0.36%     96.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        76549      3.04%     99.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          617      0.02%     99.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          687      0.03%     99.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         1949      0.08%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      2515864                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            1251655                       # Number of instructions committed
system.cpu03.commit.committedOps              1261076                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       308602                       # Number of memory references committed
system.cpu03.commit.loads                      301490                       # Number of loads committed
system.cpu03.commit.membars                       314                       # Number of memory barriers committed
system.cpu03.commit.branches                   130721                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1131893                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                926                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         755863     59.94%     59.94% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult        196611     15.59%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        301490     23.91%     99.44% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         7112      0.56%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         1261076                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                1949                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                    3792910                       # The number of ROB reads
system.cpu03.rob.rob_writes                   2569549                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     402821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   1251655                       # Number of Instructions Simulated
system.cpu03.committedOps                     1261076                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.014871                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.014871                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.496310                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.496310                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3214582                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1034523                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 7692099                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 770600                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                332149                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           65711                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         784.591674                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            173950                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            2.606656                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       486479000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   784.591674                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.766203                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.766203                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          684893                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         684893                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       167893                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        167893                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         6050                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         6050                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data       173943                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         173943                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data       173945                       # number of overall hits
system.cpu03.dcache.overall_hits::total        173945                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       134058                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       134058                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1046                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           12                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       135104                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       135104                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       135105                       # number of overall misses
system.cpu03.dcache.overall_misses::total       135105                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   8299297602                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   8299297602                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     98687889                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     98687889                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       179931                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       179931                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        55000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        55000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data   8397985491                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total   8397985491                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data   8397985491                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total   8397985491                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       301951                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       301951                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         7096                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         7096                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data       309047                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       309047                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data       309050                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       309050                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.443973                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.443973                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.147407                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.147407                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.437163                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.437163                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.437162                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.437162                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 61908.260619                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 61908.260619                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 94347.886233                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 94347.886233                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 14994.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 14994.250000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         2000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 62159.414162                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 62159.414162                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 62158.954080                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 62158.954080                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      2134873                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs           66579                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    32.065261                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         2030                       # number of writebacks
system.cpu03.dcache.writebacks::total            2030                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        67839                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        67839                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          527                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        68366                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        68366                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        68366                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        68366                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        66219                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          519                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        66738                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        66739                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   4558762769                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   4558762769                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     51582889                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     51582889                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       152069                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       152069                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   4610345658                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   4610345658                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   4610348158                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   4610348158                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.219304                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.219304                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.073140                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.073140                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.215948                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.215948                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.215949                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.215949                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 68843.727163                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 68843.727163                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 99388.996146                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 99388.996146                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12672.416667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12672.416667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1250                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 69081.267913                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 69081.267913                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 69080.270277                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 69080.270277                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          43.147216                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            141281                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         2665.679245                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    43.147216                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.084272                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.084272                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          282761                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         282761                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       141281                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        141281                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       141281                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         141281                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       141281                       # number of overall hits
system.cpu03.icache.overall_hits::total        141281                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           73                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           73                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           73                       # number of overall misses
system.cpu03.icache.overall_misses::total           73                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      5472716                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      5472716                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      5472716                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      5472716                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      5472716                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      5472716                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       141354                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       141354                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       141354                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       141354                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       141354                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       141354                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000516                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000516                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000516                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000516                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000516                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000516                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 74968.712329                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 74968.712329                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 74968.712329                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 74968.712329                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 74968.712329                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 74968.712329                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           53                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           53                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      3126771                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      3126771                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      3126771                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      3126771                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      3126771                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      3126771                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 58995.679245                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 58995.679245                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 58995.679245                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 58995.679245                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 58995.679245                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 58995.679245                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                143509                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          140437                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             934                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             110633                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                106510                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           96.273264                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  1609                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                        2521291                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           143232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      1326103                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    143509                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           108119                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     2374810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  2497                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  141446                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          2519298                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.531970                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.739130                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2257296     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  25827      1.03%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  25701      1.02%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  26753      1.06%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  25458      1.01%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  25739      1.02%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  25623      1.02%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  56771      2.25%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  50130      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            2519298                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.056919                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.525962                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  50311                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2303231                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    9462                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              155074                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1220                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               1378                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              1293037                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1220                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  80476                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               1615458                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        14338                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   89856                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles              717950                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              1286749                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               672875                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  556                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands           1846275                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             6323597                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        2048090                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps             1805910                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  40365                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              348                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          347                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  976894                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads             304731                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              7613                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            3891                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1565                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  1284657                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               669                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 2264810                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            2481                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         21868                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        95415                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      2519298                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.898985                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.943112                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           1260504     50.03%     50.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            252778     10.03%     60.07% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1006016     39.93%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       2519298                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              759850     33.55%     33.55% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult             196612      8.68%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.23% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1301107     57.45%     99.68% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              7241      0.32%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              2264810                       # Type of FU issued
system.cpu04.iq.rate                         0.898274                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads          7051399                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         1307201                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      1265552                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2264810                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2907                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       999318                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1220                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                947417                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles               63557                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           1285329                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              77                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts              304731                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               7613                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              334                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                  367                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 105                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          835                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                914                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             2264431                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1300771                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             379                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1307999                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 131681                       # Number of branches executed
system.cpu04.iew.exec_stores                     7228                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.898124                       # Inst execution rate
system.cpu04.iew.wb_sent                      1265869                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     1265552                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  875137                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 1353323                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     0.501946                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.646658                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         21870                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           645                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             906                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      2515707                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.502228                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.133505                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      1924319     76.49%     76.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       270658     10.76%     87.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       145917      5.80%     93.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3        85868      3.41%     96.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         9100      0.36%     96.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        76618      3.05%     99.87% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          625      0.02%     99.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          694      0.03%     99.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         1908      0.08%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      2515707                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            1253933                       # Number of instructions committed
system.cpu04.commit.committedOps              1263458                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       309010                       # Number of memory references committed
system.cpu04.commit.loads                      301824                       # Number of loads committed
system.cpu04.commit.membars                       317                       # Number of memory barriers committed
system.cpu04.commit.branches                   131278                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1133736                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                937                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         757837     59.98%     59.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult        196611     15.56%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        301824     23.89%     99.43% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         7186      0.57%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         1263458                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                1908                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                    3795133                       # The number of ROB reads
system.cpu04.rob.rob_writes                   2574248                       # The number of ROB writes
system.cpu04.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     403453                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   1253933                       # Number of Instructions Simulated
system.cpu04.committedOps                     1263458                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.010706                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.010706                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.497338                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.497338                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                3217623                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1035470                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 7699971                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 773757                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                332505                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   86                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           65710                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         784.701040                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            174304                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            2.612000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       486964500                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   784.701040                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.766310                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.766310                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          685664                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         685664                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       168180                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        168180                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         6117                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6117                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data       174297                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         174297                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data       174299                       # number of overall hits
system.cpu04.dcache.overall_hits::total        174299                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       134067                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       134067                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1046                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           21                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           13                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       135113                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       135113                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       135114                       # number of overall misses
system.cpu04.dcache.overall_misses::total       135114                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   8301269711                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   8301269711                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     97623140                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     97623140                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       187877                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       187877                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       111000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       111000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data   8398892851                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total   8398892851                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data   8398892851                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total   8398892851                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data       302247                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       302247                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         7163                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         7163                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data       309410                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       309410                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data       309413                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       309413                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.443568                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.443568                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.146028                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.146028                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.436679                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.436679                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.436678                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.436678                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 61918.814555                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 61918.814555                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 93329.961759                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 93329.961759                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  8946.523810                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  8946.523810                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  1846.153846                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  1846.153846                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 62161.989231                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 62161.989231                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 62161.529161                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 62161.529161                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      2135588                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          336                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           66577                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    32.076964                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2039                       # number of writebacks
system.cpu04.dcache.writebacks::total            2039                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        67849                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        67849                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          527                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        68376                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        68376                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        68376                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        68376                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        66218                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          519                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           21                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        66737                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        66738                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   4559041948                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   4559041948                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     51213640                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     51213640                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       144623                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       144623                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        96000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   4610255588                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   4610255588                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   4610258088                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   4610258088                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.219086                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.219086                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.072456                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.072456                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.215691                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.215691                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.215692                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.215692                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 68848.982875                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 68848.982875                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 98677.533719                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 98677.533719                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  6886.809524                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6886.809524                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         1500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 69080.953414                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 69080.953414                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 69079.955767                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 69079.955767                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          43.143566                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            141370                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         2667.358491                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    43.143566                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.084265                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.084265                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          282945                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         282945                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       141370                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        141370                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       141370                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         141370                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       141370                       # number of overall hits
system.cpu04.icache.overall_hits::total        141370                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           76                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           76                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           76                       # number of overall misses
system.cpu04.icache.overall_misses::total           76                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      4705900                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      4705900                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      4705900                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      4705900                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      4705900                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      4705900                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       141446                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       141446                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       141446                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       141446                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       141446                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       141446                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000537                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000537                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000537                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 61919.736842                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 61919.736842                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 61919.736842                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 61919.736842                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 61919.736842                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 61919.736842                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           23                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           23                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2899555                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2899555                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2899555                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2899555                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2899555                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2899555                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000375                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000375                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000375                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000375                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000375                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 54708.584906                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 54708.584906                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 54708.584906                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 54708.584906                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 54708.584906                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 54708.584906                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                143288                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          140195                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             936                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             110318                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                106377                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.427600                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  1609                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                        2520659                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           143237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      1325494                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    143288                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           107986                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     2374118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2503                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  141483                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          2518614                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.531895                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.738827                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2256636     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  25844      1.03%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  25730      1.02%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  26778      1.06%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  25397      1.01%     93.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  25815      1.02%     94.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  25629      1.02%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  56717      2.25%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  50068      1.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            2518614                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.056845                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.525852                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  50225                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2302718                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    9489                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              154959                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1223                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               1382                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              1292333                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1223                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  80364                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               1614982                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        14475                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   89791                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles              717779                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              1285966                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               672432                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  616                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands           1844525                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             6319791                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        2047006                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps             1803936                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  40578                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              356                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          354                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  976397                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads             304639                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              7638                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            3881                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1557                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  1283758                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               682                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 2263606                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            2505                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         22079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        96029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      2518614                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.898751                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.943189                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           1260699     50.06%     50.06% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            252224     10.01%     60.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1005691     39.93%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       2518614                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              758972     33.53%     33.53% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult             196612      8.69%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.22% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1300796     57.47%     99.68% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              7226      0.32%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              2263606                       # Type of FU issued
system.cpu05.iq.rate                         0.898022                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads          7048329                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         1306529                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      1264526                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2263606                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2963                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          476                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked       999137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1223                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                947050                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles               63388                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           1284443                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              73                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts              304639                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               7638                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              342                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                  299                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          832                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                918                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             2263224                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1300464                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             380                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1307674                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 131429                       # Number of branches executed
system.cpu05.iew.exec_stores                     7210                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.897870                       # Inst execution rate
system.cpu05.iew.wb_sent                      1264850                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     1264526                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  874322                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 1351763                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     0.501665                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.646801                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         22017                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             908                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      2514998                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.501933                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.133205                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      1924107     76.51%     76.51% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       270408     10.75%     87.26% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       145843      5.80%     93.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3        85779      3.41%     96.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         9112      0.36%     96.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        76525      3.04%     99.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          622      0.02%     99.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          691      0.03%     99.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         1911      0.08%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      2514998                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            1252882                       # Number of instructions committed
system.cpu05.commit.committedOps              1262361                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       308838                       # Number of memory references committed
system.cpu05.commit.loads                      301676                       # Number of loads committed
system.cpu05.commit.membars                       316                       # Number of memory barriers committed
system.cpu05.commit.branches                   131018                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1132891                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                932                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         756912     59.96%     59.96% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult        196611     15.57%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        301676     23.90%     99.43% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         7162      0.57%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         1262361                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                1911                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                    3793487                       # The number of ROB reads
system.cpu05.rob.rob_writes                   2572437                       # The number of ROB writes
system.cpu05.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          2045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     404085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   1252882                       # Number of Instructions Simulated
system.cpu05.committedOps                     1262361                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.011889                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.011889                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.497045                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.497045                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3216024                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1035086                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 7695996                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 772270                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                332366                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  117                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           65712                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         784.775011                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            174128                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            2.609285                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       486473000                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   784.775011                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.766382                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.766382                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          685385                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         685385                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       168035                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        168035                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         6086                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         6086                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data            1                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data       174121                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         174121                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data       174123                       # number of overall hits
system.cpu05.dcache.overall_hits::total        174123                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       134085                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       134085                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         1046                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           27                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           17                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       135131                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       135131                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       135132                       # number of overall misses
system.cpu05.dcache.overall_misses::total       135132                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   8302998341                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   8302998341                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     97788880                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     97788880                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       188859                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       188859                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data         8000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       171500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       171500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data   8400787221                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total   8400787221                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data   8400787221                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total   8400787221                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       302120                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       302120                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         7132                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         7132                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data       309252                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       309252                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data       309255                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       309255                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.443814                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.443814                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.146663                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.146663                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.944444                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.944444                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.436961                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.436961                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.436960                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.436960                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 61923.394421                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 61923.394421                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 93488.413002                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 93488.413002                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  6994.777778                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  6994.777778                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data   470.588235                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total   470.588235                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 62167.727768                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 62167.727768                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 62167.267716                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 62167.267716                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      2135168                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs           66579                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    32.069692                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets   182.500000                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks         2021                       # number of writebacks
system.cpu05.dcache.writebacks::total            2021                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        67865                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        67865                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          527                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        68392                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        68392                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        68392                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        68392                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        66220                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          519                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           27                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        66739                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        66740                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   4559088898                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   4559088898                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     50929626                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     50929626                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       136641                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       136641                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   4610018524                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   4610018524                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   4610021024                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   4610021024                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.219184                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.219184                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.072771                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.072771                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.944444                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.215808                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.215808                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.215809                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.215809                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 68847.612474                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 68847.612474                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 98130.300578                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 98130.300578                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  5060.777778                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5060.777778                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data   294.117647                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total   294.117647                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 69075.331126                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 69075.331126                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 69074.333593                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 69074.333593                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          43.994910                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            141416                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         2618.814815                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    43.994910                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.085928                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.085928                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          283020                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         283020                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       141416                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141416                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       141416                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141416                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       141416                       # number of overall hits
system.cpu05.icache.overall_hits::total        141416                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           67                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           67                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           67                       # number of overall misses
system.cpu05.icache.overall_misses::total           67                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      3065989                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      3065989                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      3065989                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      3065989                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      3065989                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      3065989                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       141483                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       141483                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       141483                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       141483                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       141483                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       141483                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000474                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000474                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000474                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000474                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000474                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000474                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 45761.029851                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 45761.029851                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 45761.029851                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 45761.029851                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 45761.029851                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 45761.029851                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           13                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           13                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      2681008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      2681008                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      2681008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      2681008                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      2681008                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      2681008                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 49648.296296                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 49648.296296                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 49648.296296                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 49648.296296                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 49648.296296                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 49648.296296                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                142741                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          139665                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             933                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             109797                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                106095                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.628323                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  1599                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                        2519747                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           143226                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      1323204                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    142741                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           107694                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     2373212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2491                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  141440                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          2517691                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.531151                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.737352                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2256069     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  25810      1.03%     90.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  25706      1.02%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  26777      1.06%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  25395      1.01%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  25774      1.02%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  25642      1.02%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  56726      2.25%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  49792      1.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            2517691                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.056649                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.525134                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  50155                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2302164                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    9425                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              154730                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 1217                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               1375                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              1290109                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 1217                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  80209                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               1614930                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        14558                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   89631                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles              717146                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              1283779                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               671902                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  684                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands           1840617                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             6309177                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        2044049                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps             1800319                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  40294                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              348                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          347                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  974948                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads             304338                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7594                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            3861                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1550                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  1281603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               669                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 2261639                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            2490                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         21932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        95255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      2517691                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.898299                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.943091                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           1260689     50.07%     50.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            252365     10.02%     60.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1004637     39.90%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       2517691                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              757274     33.48%     33.48% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult             196612      8.69%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.18% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1300568     57.51%     99.68% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              7185      0.32%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              2261639                       # Type of FU issued
system.cpu06.iq.rate                         0.897566                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads          7043457                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         1304212                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      1262526                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2261639                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2939                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          474                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       999182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 1217                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                946175                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles               64176                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           1282275                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              72                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts              304338                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7594                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              333                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                  313                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 839                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          830                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                916                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             2261267                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1300242                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             370                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1307412                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 130948                       # Number of branches executed
system.cpu06.iew.exec_stores                     7170                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.897418                       # Inst execution rate
system.cpu06.iew.wb_sent                      1262848                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     1262526                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  872861                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 1348859                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     0.501053                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.647111                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         21873                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           639                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             905                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      2514097                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.501309                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.132568                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      1924151     76.53%     76.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       269884     10.73%     87.27% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       145730      5.80%     93.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3        85641      3.41%     96.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         9097      0.36%     96.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76384      3.04%     99.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          617      0.02%     99.90% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          681      0.03%     99.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         1912      0.08%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      2514097                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            1250919                       # Number of instructions committed
system.cpu06.commit.committedOps              1260340                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       308519                       # Number of memory references committed
system.cpu06.commit.loads                      301399                       # Number of loads committed
system.cpu06.commit.membars                       314                       # Number of memory barriers committed
system.cpu06.commit.branches                   130535                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1131343                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                926                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         755210     59.92%     59.92% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult        196611     15.60%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        301399     23.91%     99.44% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         7120      0.56%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         1260340                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                1912                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                    3790446                       # The number of ROB reads
system.cpu06.rob.rob_writes                   2568087                       # The number of ROB writes
system.cpu06.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     404997                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   1250919                       # Number of Instructions Simulated
system.cpu06.committedOps                     1260340                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.014317                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.014317                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.496446                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.496446                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3213371                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1034270                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 7689300                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 769477                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                332060                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   88                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           65712                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         784.749106                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            173867                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            2.605374                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       486735000                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   784.749106                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.766357                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.766357                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          684750                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         684750                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       167810                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        167810                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         6050                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         6050                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data       173860                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         173860                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data       173862                       # number of overall hits
system.cpu06.dcache.overall_hits::total        173862                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       134047                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       134047                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         1046                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           23                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           11                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       135093                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       135093                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       135094                       # number of overall misses
system.cpu06.dcache.overall_misses::total       135094                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   8301696653                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   8301696653                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     98835131                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     98835131                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       235940                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       235940                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        23000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        23000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       126000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       126000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data   8400531784                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total   8400531784                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data   8400531784                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total   8400531784                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data       301857                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       301857                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         7096                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         7096                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data       308953                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       308953                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data       308956                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       308956                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.444075                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.444075                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.147407                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.147407                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.437261                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.437261                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.437260                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.437260                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 61931.237946                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 61931.237946                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 94488.652964                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 94488.652964                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 10258.260870                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 10258.260870                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  2090.909091                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  2090.909091                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 62183.323962                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 62183.323962                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 62182.863665                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 62182.863665                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      2136422                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          345                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs           66580                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    32.088044                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets   172.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         2003                       # number of writebacks
system.cpu06.dcache.writebacks::total            2003                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        67827                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        67827                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          527                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        68354                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        68354                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        68354                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        68354                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        66220                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          519                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           11                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        66739                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        66740                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   4559022757                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   4559022757                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     51133884                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     51133884                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       191560                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       191560                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       114000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   4610156641                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   4610156641                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   4610159141                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   4610159141                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.219375                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.219375                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.073140                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.073140                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.216017                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.216017                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.216018                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.216018                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 68846.613667                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 68846.613667                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 98523.861272                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 98523.861272                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  8328.695652                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8328.695652                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  1681.818182                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  1681.818182                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 69077.400635                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 69077.400635                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 69076.403072                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 69076.403072                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          43.980656                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            141374                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         2618.037037                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    43.980656                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.085900                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.085900                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          282934                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         282934                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       141374                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        141374                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       141374                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         141374                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       141374                       # number of overall hits
system.cpu06.icache.overall_hits::total        141374                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           66                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           66                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           66                       # number of overall misses
system.cpu06.icache.overall_misses::total           66                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2910493                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2910493                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2910493                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2910493                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2910493                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2910493                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       141440                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       141440                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       141440                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       141440                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       141440                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       141440                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000467                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000467                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 44098.378788                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 44098.378788                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 44098.378788                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 44098.378788                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 44098.378788                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 44098.378788                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           12                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           12                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      2596507                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      2596507                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      2596507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      2596507                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      2596507                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      2596507                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 48083.462963                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 48083.462963                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 48083.462963                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 48083.462963                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 48083.462963                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 48083.462963                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                142335                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          139315                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             917                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             139621                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                105869                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           75.825986                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1581                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                        2518683                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           143115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      1321462                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    142335                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           107450                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     2372324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2457                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  141333                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  49                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          2516675                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.530606                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.736391                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2255366     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25803      1.03%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  25693      1.02%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  26741      1.06%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  25350      1.01%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  25757      1.02%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  25626      1.02%     95.77% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  56703      2.25%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  49636      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            2516675                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.056512                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.524664                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  50038                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2301522                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    9332                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              154583                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1200                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1344                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              1288406                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1200                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  80036                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               1614862                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        14414                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   89428                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles              716735                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              1282138                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  41                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               671582                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  599                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands           1837913                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             6301227                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        2041894                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps             1798067                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  39835                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              359                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          359                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                  974389                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads             304131                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              7569                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            3821                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1520                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  1280191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               666                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 2260497                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            2463                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         21751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        94652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      2516675                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.898208                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.943111                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           1260366     50.08%     50.08% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            252121     10.02%     60.10% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1004188     39.90%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       2516675                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              756177     33.45%     33.45% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult             196612      8.70%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.15% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1300538     57.53%     99.68% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              7170      0.32%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              2260497                       # Type of FU issued
system.cpu07.iq.rate                         0.897492                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads          7040130                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         1302616                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      1261253                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2260497                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2902                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked       999333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1200                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                946090                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles               64649                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           1280860                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts              304131                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               7569                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              345                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                  330                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1262                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          825                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                898                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             2260138                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1300212                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             357                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1307370                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 130630                       # Number of branches executed
system.cpu07.iew.exec_stores                     7158                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.897349                       # Inst execution rate
system.cpu07.iew.wb_sent                      1261574                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     1261253                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  872048                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 1347125                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     0.500759                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.647340                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         21690                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      2513111                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.501015                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.132241                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      1923680     76.55%     76.55% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       269663     10.73%     87.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       145639      5.80%     93.07% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3        85538      3.40%     96.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9140      0.36%     96.84% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76238      3.03%     99.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          613      0.02%     99.90% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          677      0.03%     99.92% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         1923      0.08%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      2513111                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            1249723                       # Number of instructions committed
system.cpu07.commit.committedOps              1259106                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       308337                       # Number of memory references committed
system.cpu07.commit.loads                      301229                       # Number of loads committed
system.cpu07.commit.membars                       312                       # Number of memory barriers committed
system.cpu07.commit.branches                   130237                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1130401                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                922                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         754158     59.90%     59.90% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult        196611     15.62%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.51% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        301229     23.92%     99.44% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         7108      0.56%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         1259106                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                1923                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                    3788045                       # The number of ROB reads
system.cpu07.rob.rob_writes                   2565221                       # The number of ROB writes
system.cpu07.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          2008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     406061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   1249723                       # Number of Instructions Simulated
system.cpu07.committedOps                     1259106                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.015393                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.015393                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.496181                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.496181                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3211885                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1033761                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 7685421                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 767698                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                331888                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           65712                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         784.521567                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            173719                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            2.603117                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       486892500                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   784.521567                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.766134                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.766134                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          684376                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         684376                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       167662                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        167662                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         6027                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         6027                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            7                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data       173689                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         173689                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data       173691                       # number of overall hits
system.cpu07.dcache.overall_hits::total        173691                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       134009                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       134009                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1046                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           26                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           18                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       135055                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       135055                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       135056                       # number of overall misses
system.cpu07.dcache.overall_misses::total       135056                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   8296060516                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   8296060516                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     99942130                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     99942130                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       223382                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       223382                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        24000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       188500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       188500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data   8396002646                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total   8396002646                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data   8396002646                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total   8396002646                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       301671                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       301671                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         7073                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         7073                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data       308744                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       308744                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data       308747                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       308747                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.444222                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.444222                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.147886                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.147886                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.787879                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.787879                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.437434                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.437434                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.437433                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.437433                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 61906.741458                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 61906.741458                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 95546.969407                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 95546.969407                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  8591.615385                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  8591.615385                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  1333.333333                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 62167.284780                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 62167.284780                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 62166.824473                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 62166.824473                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      2135127                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          335                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs           66580                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    32.068594                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets   167.500000                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks         1987                       # number of writebacks
system.cpu07.dcache.writebacks::total            1987                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        67789                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        67789                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        68316                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        68316                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        68316                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        68316                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        66220                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          519                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           26                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           18                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        66739                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        66740                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   4556953269                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   4556953269                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     51829880                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     51829880                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       170618                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       170618                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        19500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       166000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       166000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   4608783149                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   4608783149                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   4608785649                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   4608785649                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.219511                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.219511                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.073378                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.073378                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.787879                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.787879                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.216163                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.216163                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.216164                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.216164                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 68815.361960                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 68815.361960                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 99864.894027                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 99864.894027                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6562.230769                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6562.230769                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  1083.333333                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  1083.333333                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 69056.820585                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 69056.820585                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 69055.823329                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 69055.823329                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          43.969741                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            141267                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         2616.055556                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    43.969741                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.085878                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.085878                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          282720                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         282720                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       141267                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        141267                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       141267                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         141267                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       141267                       # number of overall hits
system.cpu07.icache.overall_hits::total        141267                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           66                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           66                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           66                       # number of overall misses
system.cpu07.icache.overall_misses::total           66                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2920246                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2920246                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2920246                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2920246                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2920246                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2920246                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       141333                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       141333                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       141333                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       141333                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       141333                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       141333                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000467                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000467                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 44246.151515                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 44246.151515                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 44246.151515                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 44246.151515                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 44246.151515                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 44246.151515                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           12                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           12                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           12                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      2644754                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      2644754                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      2644754                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      2644754                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      2644754                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      2644754                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 48976.925926                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 48976.925926                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 48976.925926                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 48976.925926                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 48976.925926                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 48976.925926                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                141280                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          138290                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             917                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             108747                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                105329                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           96.856925                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1561                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                        2518051                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           143047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      1317161                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    141280                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           106890                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     2371770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2445                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  141269                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  49                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          2516047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.528966                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.733154                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2255349     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  25770      1.02%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  25684      1.02%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  26741      1.06%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  25338      1.01%     93.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  25717      1.02%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  25626      1.02%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  56726      2.25%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  49096      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            2516047                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.056107                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.523087                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  49850                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2301630                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    9229                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              154144                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1194                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1333                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              1284313                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1194                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  79685                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               1615634                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        14638                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   89024                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles              715872                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              1278124                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                  55                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               670392                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1017                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands           1830678                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             6281765                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        2036469                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps             1791543                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  39132                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              340                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          339                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                  972329                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads             303583                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              7485                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            3793                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1515                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  1276142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               645                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 2256606                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            2435                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         21410                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        93468                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      2516047                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.896885                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.942848                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           1261431     50.14%     50.14% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            252626     10.04%     60.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1001990     39.82%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       2516047                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              752995     33.37%     33.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult             196612      8.71%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.08% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1299928     57.61%     99.69% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              7071      0.31%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              2256606                       # Type of FU issued
system.cpu08.iq.rate                         0.896172                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads          7031692                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         1298205                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      1257428                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2256606                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2883                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          492                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       999253                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1194                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                946623                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles               63943                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           1276790                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts              303583                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               7485                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                  319                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 530                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          823                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                898                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             2256247                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1299609                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             357                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1306665                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 129743                       # Number of branches executed
system.cpu08.iew.exec_stores                     7056                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.896029                       # Inst execution rate
system.cpu08.iew.wb_sent                      1257743                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     1257428                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  869152                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 1341320                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     0.499366                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.647983                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         21348                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      2512521                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.499648                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.130720                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      1924823     76.61%     76.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       268673     10.69%     87.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       145458      5.79%     93.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3        85290      3.39%     96.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         9034      0.36%     96.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76097      3.03%     99.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          604      0.02%     99.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          663      0.03%     99.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         1879      0.07%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      2512521                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            1246159                       # Number of instructions committed
system.cpu08.commit.committedOps              1255377                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       307693                       # Number of memory references committed
system.cpu08.commit.loads                      300700                       # Number of loads committed
system.cpu08.commit.membars                       307                       # Number of memory barriers committed
system.cpu08.commit.branches                   129366                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1127514                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                905                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         751073     59.83%     59.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult        196611     15.66%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.49% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        300700     23.95%     99.44% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6993      0.56%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         1255377                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                1879                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                    3783506                       # The number of ROB reads
system.cpu08.rob.rob_writes                   2557041                       # The number of ROB writes
system.cpu08.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          2004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     406693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   1246159                       # Number of Instructions Simulated
system.cpu08.committedOps                     1255377                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.020650                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.020650                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.494890                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.494890                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                3206676                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1032134                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 7672083                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 762543                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                331186                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   83                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           65711                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         784.360323                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            173042                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            2.593050                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       486711000                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   784.360323                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.765977                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.765977                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          683054                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         683054                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       167111                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        167111                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         5924                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         5924                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data       173035                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         173035                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data       173037                       # number of overall hits
system.cpu08.dcache.overall_hits::total        173037                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       134031                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       134031                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1046                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           20                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            9                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       135077                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       135077                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       135078                       # number of overall misses
system.cpu08.dcache.overall_misses::total       135078                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   8302209182                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   8302209182                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     97625144                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     97625144                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       257916                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       257916                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        17500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        17500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       109000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       109000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data   8399834326                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total   8399834326                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data   8399834326                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total   8399834326                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data       301142                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       301142                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         6970                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         6970                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data       308112                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       308112                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data       308115                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       308115                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.445076                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.445076                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.150072                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.150072                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.438402                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.438402                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.438401                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.438401                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 61942.454969                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 61942.454969                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 93331.877629                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 93331.877629                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 12895.800000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 12895.800000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  1944.444444                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  1944.444444                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 62185.526226                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 62185.526226                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 62185.065858                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 62185.065858                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      2135815                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          317                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           66577                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    32.080373                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          317                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         2043                       # number of writebacks
system.cpu08.dcache.writebacks::total            2043                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        67812                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        67812                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          527                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        68339                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        68339                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        68339                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        68339                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        66219                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          519                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           20                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            9                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        66738                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        66739                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   4559962146                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   4559962146                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     50904894                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     50904894                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       212084                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       212084                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   4610867040                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   4610867040                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   4610869540                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   4610869540                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.219893                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.219893                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.074462                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.074462                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.216603                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.216603                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.216604                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.216604                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 68861.839442                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 68861.839442                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 98082.647399                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 98082.647399                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10604.200000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10604.200000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  1444.444444                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  1444.444444                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 69089.080284                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 69089.080284                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 69088.082530                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 69088.082530                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          43.961689                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            141203                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         2614.870370                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    43.961689                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.085863                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.085863                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          282592                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         282592                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       141203                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        141203                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       141203                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         141203                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       141203                       # number of overall hits
system.cpu08.icache.overall_hits::total        141203                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           66                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           66                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           66                       # number of overall misses
system.cpu08.icache.overall_misses::total           66                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2158490                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2158490                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2158490                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2158490                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2158490                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2158490                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       141269                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       141269                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       141269                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       141269                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       141269                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       141269                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000467                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000467                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 32704.393939                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 32704.393939                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 32704.393939                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 32704.393939                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 32704.393939                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 32704.393939                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           12                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           12                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1800010                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1800010                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1800010                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1800010                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1800010                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1800010                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 33333.518519                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 33333.518519                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 33333.518519                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 33333.518519                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 33333.518519                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 33333.518519                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                141062                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          138074                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             917                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             108489                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                105222                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.988635                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1560                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                        2517419                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           143063                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      1316281                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    141062                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           106782                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     2371104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2445                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  141271                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          2515397                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.528750                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.732658                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2254825     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  25756      1.02%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  25669      1.02%     91.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  26744      1.06%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  25367      1.01%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  25691      1.02%     94.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  25632      1.02%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  56729      2.26%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  48984      1.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            2515397                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.056034                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.522869                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  49839                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2301093                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    9227                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              154044                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1194                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1332                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              1283481                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1194                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  79621                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               1614474                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        15420                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   88975                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles              715713                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              1277275                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  40                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               670075                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1084                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands           1829100                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             6277652                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        2035324                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps             1789947                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  39149                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          336                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                  971958                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads             303482                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              7480                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            3793                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           1515                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  1275290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               641                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 2255521                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            2435                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         21412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        93578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      2515397                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.896686                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.942825                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           1261353     50.15%     50.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            252567     10.04%     60.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1001477     39.81%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       2515397                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              752239     33.35%     33.35% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult             196612      8.72%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.07% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1299603     57.62%     99.69% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              7067      0.31%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              2255521                       # Type of FU issued
system.cpu09.iq.rate                         0.895966                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads          7028872                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         1297351                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      1256552                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2255521                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2890                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          491                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       999055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1194                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                946485                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles               63579                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           1275934                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts              303482                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               7480                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                  340                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 173                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          823                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                897                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             2255158                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1299280                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             361                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1306332                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 129527                       # Number of branches executed
system.cpu09.iew.exec_stores                     7052                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.895821                       # Inst execution rate
system.cpu09.iew.wb_sent                      1256868                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     1256552                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  868581                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 1340129                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     0.499143                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.648132                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         21352                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           620                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             889                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      2511872                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.499436                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.130587                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      1924621     76.62%     76.62% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       268407     10.69%     87.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       145416      5.79%     93.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3        85223      3.39%     96.49% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         9004      0.36%     96.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        76046      3.03%     99.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          604      0.02%     99.90% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          667      0.03%     99.92% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         1884      0.08%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      2511872                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            1245301                       # Number of instructions committed
system.cpu09.commit.committedOps              1254519                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       307581                       # Number of memory references committed
system.cpu09.commit.loads                      300592                       # Number of loads committed
system.cpu09.commit.membars                       307                       # Number of memory barriers committed
system.cpu09.commit.branches                   129153                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1126869                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                905                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         750327     59.81%     59.81% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult        196611     15.67%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        300592     23.96%     99.44% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6989      0.56%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         1254519                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                1884                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                    3781998                       # The number of ROB reads
system.cpu09.rob.rob_writes                   2555335                       # The number of ROB writes
system.cpu09.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          2022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     407325                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   1245301                       # Number of Instructions Simulated
system.cpu09.committedOps                     1254519                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.021535                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.021535                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.494674                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.494674                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3205225                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1031798                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 7668459                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 761250                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                331053                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   66                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           65711                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         784.322189                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            172919                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            2.591207                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       486676000                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   784.322189                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.765940                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.765940                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          682817                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         682817                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       166988                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        166988                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         5924                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         5924                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data       172912                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         172912                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data       172914                       # number of overall hits
system.cpu09.dcache.overall_hits::total        172914                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       134041                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       134041                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         1046                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           17                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            9                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       135087                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       135087                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       135088                       # number of overall misses
system.cpu09.dcache.overall_misses::total       135088                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   8302127189                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   8302127189                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     97474875                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     97474875                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       224395                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       224395                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        21000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        78500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        78500                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data   8399602064                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total   8399602064                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data   8399602064                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total   8399602064                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       301029                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       301029                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         6970                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         6970                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data       307999                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       307999                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data       308002                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       308002                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.445276                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.445276                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.150072                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.150072                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.438596                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.438596                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.438595                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.438595                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 61937.222111                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 61937.222111                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 93188.217017                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 93188.217017                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 13199.705882                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 13199.705882                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  2333.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  2333.333333                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 62179.203506                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 62179.203506                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 62178.743219                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 62178.743219                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      2134396                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs           66575                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    32.060023                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         2037                       # number of writebacks
system.cpu09.dcache.writebacks::total            2037                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        67822                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        67822                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          527                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        68349                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        68349                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        68349                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        68349                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        66219                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          519                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        66738                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        66739                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   4558741018                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   4558741018                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     50873375                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     50873375                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       187105                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       187105                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        69500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   4609614393                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   4609614393                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   4609616893                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   4609616893                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.219975                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.219975                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.074462                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.074462                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.216683                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.216683                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.216684                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.216684                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 68843.398692                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 68843.398692                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 98021.917148                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 98021.917148                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 11006.176471                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11006.176471                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 69070.310663                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 69070.310663                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 69069.313190                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 69069.313190                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          43.953797                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            141205                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         2614.907407                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    43.953797                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.085847                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.085847                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          282596                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         282596                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       141205                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        141205                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       141205                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         141205                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       141205                       # number of overall hits
system.cpu09.icache.overall_hits::total        141205                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           66                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           66                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           66                       # number of overall misses
system.cpu09.icache.overall_misses::total           66                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2203972                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2203972                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2203972                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2203972                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2203972                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2203972                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       141271                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       141271                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       141271                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       141271                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       141271                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       141271                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000467                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000467                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 33393.515152                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 33393.515152                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 33393.515152                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 33393.515152                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 33393.515152                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 33393.515152                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           12                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           12                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1827022                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1827022                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1827022                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1827022                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1827022                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1827022                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 33833.740741                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 33833.740741                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 33833.740741                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 33833.740741                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 33833.740741                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 33833.740741                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                141651                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          138643                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             921                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             138720                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                105503                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           76.054642                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1569                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                        2516785                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           143090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      1318540                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    141651                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           107072                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     2370461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2457                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  141293                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          2514787                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.529811                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.734632                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2253866     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  25793      1.03%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  25707      1.02%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  26718      1.06%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  25369      1.01%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  25721      1.02%     94.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  25632      1.02%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  56719      2.26%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  49262      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            2514787                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.056283                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.523899                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  49859                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2300177                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    9254                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              154298                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 1199                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1333                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              1285637                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 1199                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  79739                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               1614133                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        13849                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   89133                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles              716734                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              1279375                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               671177                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1375                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands           1833068                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             6287856                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        2038184                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps             1793919                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  39146                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                  973319                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads             303718                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7472                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            3784                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           1505                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  1277407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               643                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 2257689                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            2408                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         21318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        93166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      2514787                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.897765                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.942957                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           1259724     50.09%     50.09% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            252437     10.04%     60.13% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1002626     39.87%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       2514787                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              754109     33.40%     33.40% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult             196612      8.71%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.11% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1299862     57.57%     99.69% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              7106      0.31%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              2257689                       # Type of FU issued
system.cpu10.iq.rate                         0.897053                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads          7032571                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         1299378                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      1258747                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2257689                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2827                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          440                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       999029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 1199                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                945853                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles               63496                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           1278053                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              41                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts              303718                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7472                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                  312                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 183                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          824                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                898                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             2257328                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1299541                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             359                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1306632                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 130050                       # Number of branches executed
system.cpu10.iew.exec_stores                     7091                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.896909                       # Inst execution rate
system.cpu10.iew.wb_sent                      1259060                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     1258747                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  870082                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 1343294                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     0.500141                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.647723                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         21254                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           619                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             892                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      2511276                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.500436                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.131705                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      1923056     76.58%     76.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       268918     10.71%     87.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       145529      5.80%     93.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3        85373      3.40%     96.48% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         9033      0.36%     96.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76181      3.03%     99.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          609      0.02%     99.90% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          670      0.03%     99.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         1907      0.08%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      2511276                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            1247436                       # Number of instructions committed
system.cpu10.commit.committedOps              1256732                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       307923                       # Number of memory references committed
system.cpu10.commit.loads                      300891                       # Number of loads committed
system.cpu10.commit.membars                       309                       # Number of memory barriers committed
system.cpu10.commit.branches                   129680                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1128569                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                913                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         752198     59.85%     59.85% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult        196611     15.64%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        300891     23.94%     99.44% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         7032      0.56%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         1256732                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                1907                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                    3783455                       # The number of ROB reads
system.cpu10.rob.rob_writes                   2559552                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1998                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     407959                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   1247436                       # Number of Instructions Simulated
system.cpu10.committedOps                     1256732                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.017566                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.017566                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.495647                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.495647                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3208135                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1032687                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 7675818                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 764352                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                331398                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           65710                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         784.367520                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            173281                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            2.596670                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       487186500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   784.367520                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.765984                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.765984                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          683486                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         683486                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       167301                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        167301                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         5973                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         5973                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            4                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data            1                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data       173274                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         173274                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data       173276                       # number of overall hits
system.cpu10.dcache.overall_hits::total        173276                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       134028                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       134028                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         1046                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            7                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       135074                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       135074                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       135075                       # number of overall misses
system.cpu10.dcache.overall_misses::total       135075                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   8300076354                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   8300076354                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     96742631                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     96742631                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        60963                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        60963                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        94000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        94000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data   8396818985                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total   8396818985                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data   8396818985                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total   8396818985                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data       301329                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       301329                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         7019                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         7019                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data       308348                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       308348                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data       308351                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       308351                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.444790                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.444790                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.149024                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.149024                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.636364                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.636364                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.857143                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.857143                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.438057                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.438057                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.438056                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.438056                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 61927.928149                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 61927.928149                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 92488.174952                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 92488.174952                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         8709                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         8709                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  1333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 62164.583747                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 62164.583747                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 62164.123524                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 62164.123524                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      2135237                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           66571                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    32.074582                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks         2036                       # number of writebacks
system.cpu10.dcache.writebacks::total            2036                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        67810                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        67810                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          527                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        68337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        68337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        68337                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        68337                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        66218                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          519                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            7                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        66737                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        66738                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   4559184818                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   4559184818                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     50602881                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     50602881                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        47537                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        47537                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   4609787699                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   4609787699                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   4609790199                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   4609790199                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.219753                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.219753                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.073942                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.073942                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.636364                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.216434                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.216434                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.216435                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.216435                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 68851.140445                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 68851.140445                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 97500.734104                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 97500.734104                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         6791                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6791                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 69073.942476                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 69073.942476                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 69072.944934                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 69072.944934                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          43.900245                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            141223                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         2615.240741                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    43.900245                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.085743                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.085743                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          282640                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         282640                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       141223                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        141223                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       141223                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         141223                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       141223                       # number of overall hits
system.cpu10.icache.overall_hits::total        141223                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           70                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           70                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           70                       # number of overall misses
system.cpu10.icache.overall_misses::total           70                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      3311407                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      3311407                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      3311407                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      3311407                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      3311407                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      3311407                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       141293                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       141293                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       141293                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       141293                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       141293                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       141293                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000495                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000495                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 47305.814286                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 47305.814286                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 47305.814286                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 47305.814286                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 47305.814286                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 47305.814286                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           16                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           16                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           16                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      2601055                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      2601055                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      2601055                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      2601055                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      2601055                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      2601055                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 48167.685185                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 48167.685185                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 48167.685185                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 48167.685185                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 48167.685185                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 48167.685185                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                141648                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          138662                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             915                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             108532                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                105501                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           97.207275                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  1561                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                        2516153                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           143153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      1318584                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    141648                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           107062                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     2369706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  2445                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  141276                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          2514089                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.529954                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.734798                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2253164     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  25771      1.03%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  25740      1.02%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  26722      1.06%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  25364      1.01%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  25679      1.02%     94.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  25684      1.02%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  56741      2.26%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  49224      1.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            2514089                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.056295                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.524048                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  49910                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2299430                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    9243                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              154312                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1194                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               1331                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              1285708                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1194                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  79767                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               1614638                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        13083                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   89151                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles              716256                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              1279499                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               670829                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  762                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands           1833345                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             6288504                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        2038396                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps             1794105                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  39232                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              323                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                  973441                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads             303754                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              7476                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            3800                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1524                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  1277577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               628                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 2257757                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            2406                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         21385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        93665                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      2514089                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.898042                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.942955                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           1258951     50.08%     50.08% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            252519     10.04%     60.12% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1002619     39.88%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       2514089                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              754170     33.40%     33.40% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult             196612      8.71%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.11% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1299882     57.57%     99.69% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              7093      0.31%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              2257757                       # Type of FU issued
system.cpu11.iq.rate                         0.897305                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads          7032007                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         1299597                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      1258817                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2257757                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2855                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          451                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       999035                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1194                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                946394                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles               64125                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           1278208                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts              303754                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               7476                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              309                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                  320                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 751                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          823                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                895                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             2257400                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1299560                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             355                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1306639                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 130070                       # Number of branches executed
system.cpu11.iew.exec_stores                     7079                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.897163                       # Inst execution rate
system.cpu11.iew.wb_sent                      1259131                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     1258817                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  870165                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 1343434                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     0.500294                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.647717                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         21324                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             887                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      2510576                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.500610                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.131501                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      1922167     76.56%     76.56% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       269039     10.72%     87.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       145564      5.80%     93.08% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3        85413      3.40%     96.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         9085      0.36%     96.84% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        76167      3.03%     99.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          609      0.02%     99.90% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          671      0.03%     99.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         1861      0.07%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      2510576                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            1247524                       # Number of instructions committed
system.cpu11.commit.committedOps              1256820                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       307924                       # Number of memory references committed
system.cpu11.commit.loads                      300899                       # Number of loads committed
system.cpu11.commit.membars                       309                       # Number of memory barriers committed
system.cpu11.commit.branches                   129704                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1128633                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                913                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         752285     59.86%     59.86% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult        196611     15.64%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        300899     23.94%     99.44% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         7025      0.56%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         1256820                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                1861                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                    3782959                       # The number of ROB reads
system.cpu11.rob.rob_writes                   2559867                       # The number of ROB writes
system.cpu11.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          2064                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     408591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   1247524                       # Number of Instructions Simulated
system.cpu11.committedOps                     1256820                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.016918                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.016918                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.495806                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.495806                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3208295                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1032701                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 7676061                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 764490                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                331394                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           65712                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         784.484740                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            173275                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            2.596503                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       486460000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   784.484740                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.766098                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.766098                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          683496                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         683496                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       167295                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        167295                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         5973                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         5973                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data       173268                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         173268                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data       173270                       # number of overall hits
system.cpu11.dcache.overall_hits::total        173270                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       134054                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       134054                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1046                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       135100                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       135100                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       135101                       # number of overall misses
system.cpu11.dcache.overall_misses::total       135101                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   8300351834                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   8300351834                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     96905126                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     96905126                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        23500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        23500                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        33001                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        33001                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data   8397256960                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total   8397256960                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data   8397256960                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total   8397256960                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       301349                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       301349                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         7019                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         7019                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data       308368                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       308368                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data       308371                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       308371                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.444846                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.444846                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.149024                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.149024                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.438113                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.438113                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.438112                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.438112                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 61917.972116                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 61917.972116                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 92643.523901                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 92643.523901                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  7833.333333                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  7833.333333                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 11000.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 11000.333333                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 62155.862028                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 62155.862028                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 62155.401959                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 62155.401959                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      2135269                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           66580                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    32.070727                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks         2014                       # number of writebacks
system.cpu11.dcache.writebacks::total            2014                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        67834                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        67834                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        68361                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        68361                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        68361                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        68361                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        66220                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          519                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        66739                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        66740                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   4558790336                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   4558790336                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     50723376                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     50723376                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28499                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28499                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   4609513712                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   4609513712                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   4609516212                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   4609516212                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.219745                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.219745                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.073942                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.073942                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.216426                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.216426                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.216428                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.216428                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 68843.103836                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 68843.103836                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 97732.901734                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 97732.901734                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6333.333333                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9499.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9499.666667                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 69067.767153                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 69067.767153                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 69066.769733                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 69066.769733                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          43.937761                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            141210                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                2615                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    43.937761                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.085816                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.085816                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          282606                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         282606                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       141210                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        141210                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       141210                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         141210                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       141210                       # number of overall hits
system.cpu11.icache.overall_hits::total        141210                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           66                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           66                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           66                       # number of overall misses
system.cpu11.icache.overall_misses::total           66                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      3575739                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      3575739                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      3575739                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      3575739                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      3575739                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      3575739                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       141276                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       141276                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       141276                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       141276                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       141276                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       141276                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000467                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000467                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000467                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 54177.863636                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 54177.863636                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 54177.863636                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 54177.863636                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 54177.863636                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 54177.863636                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           12                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      2615255                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      2615255                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      2615255                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      2615255                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      2615255                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      2615255                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 48430.648148                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 48430.648148                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 48430.648148                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 48430.648148                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 48430.648148                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 48430.648148                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                139999                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          137091                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             907                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             107493                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                104677                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           97.380295                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  1519                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                        2515521                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           142845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      1311697                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    139999                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           106196                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     2369496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2413                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  141110                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          2513555                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.527193                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.729656                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2253697     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25742      1.02%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  25680      1.02%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  26637      1.06%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  25340      1.01%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  25663      1.02%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  25588      1.02%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  56751      2.26%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  48457      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            2513555                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.055654                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.521441                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  49570                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2300136                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    9053                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              153618                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1178                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               1297                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              1279041                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1178                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  79238                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               1614231                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        15399                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   88550                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles              714959                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              1272926                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               669009                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1803                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands           1821723                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             6256564                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        2029522                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps             1783671                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  38051                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          331                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                  969651                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads             302832                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              7327                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            3716                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1491                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  1271042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               626                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 2251897                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            2334                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         20663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        90811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      2513555                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.895901                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.942752                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           1261447     50.19%     50.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            252319     10.04%     60.22% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            999789     39.78%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       2513555                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              749181     33.27%     33.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult             196612      8.73%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.00% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1299128     57.69%     99.69% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              6976      0.31%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              2251897                       # Type of FU issued
system.cpu12.iq.rate                         0.895201                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads          7019681                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         1292337                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      1252882                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2251897                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2732                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       999123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1178                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                946361                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles               63578                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           1271671                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts              302832                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               7327                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                  350                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 239                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          818                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           68                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                886                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             2251549                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1298811                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             346                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1305774                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 128670                       # Number of branches executed
system.cpu12.iew.exec_stores                     6963                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.895063                       # Inst execution rate
system.cpu12.iew.wb_sent                      1253183                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     1252882                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  866009                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 1334847                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     0.498061                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.648770                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         20660                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             879                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      2510135                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.498382                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.129682                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      1924533     76.67%     76.67% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       267557     10.66%     87.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       145167      5.78%     93.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3        84954      3.38%     96.50% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         9059      0.36%     96.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        75687      3.02%     99.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          595      0.02%     99.90% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          653      0.03%     99.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         1930      0.08%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      2510135                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            1241912                       # Number of instructions committed
system.cpu12.commit.committedOps              1251005                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       307016                       # Number of memory references committed
system.cpu12.commit.loads                      300100                       # Number of loads committed
system.cpu12.commit.membars                       302                       # Number of memory barriers committed
system.cpu12.commit.branches                   128318                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1124169                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                892                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         747378     59.74%     59.74% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult        196611     15.72%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        300100     23.99%     99.45% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6916      0.55%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         1251005                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                1930                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                    3776061                       # The number of ROB reads
system.cpu12.rob.rob_writes                   2546761                       # The number of ROB writes
system.cpu12.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1966                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     409223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   1241912                       # Number of Instructions Simulated
system.cpu12.committedOps                     1251005                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.025523                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.025523                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.493700                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.493700                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                3200370                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1030224                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 7656033                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 756357                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                330413                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   84                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           65710                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         784.467127                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            172310                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            2.582120                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       486493500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   784.467127                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.766081                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.766081                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          681594                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         681594                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       166456                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        166456                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5847                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5847                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            2                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data       172303                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         172303                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data       172305                       # number of overall hits
system.cpu12.dcache.overall_hits::total        172305                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       134031                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       134031                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         1046                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           19                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           11                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       135077                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       135077                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       135078                       # number of overall misses
system.cpu12.dcache.overall_misses::total       135078                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   8298629840                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   8298629840                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     97018383                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     97018383                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       259427                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       259427                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        30000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        30000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       119500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       119500                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data   8395648223                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total   8395648223                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data   8395648223                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total   8395648223                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data       300487                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       300487                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         6893                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         6893                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data       307380                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       307380                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data       307383                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       307383                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.446046                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.446046                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.151748                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.151748                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.439446                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.439446                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.439445                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.439445                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 61915.749640                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 61915.749640                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 92751.800191                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 92751.800191                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 13654.052632                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 13654.052632                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  2727.272727                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  2727.272727                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 62154.535731                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 62154.535731                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 62154.075593                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 62154.075593                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      2136085                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          338                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           66575                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    32.085392                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          338                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks         2046                       # number of writebacks
system.cpu12.dcache.writebacks::total            2046                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        67813                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        67813                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          527                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        68340                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        68340                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        68340                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        68340                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        66218                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          519                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           19                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        66737                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        66738                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   4559147331                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   4559147331                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     51008883                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     51008883                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       219073                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       219073                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        25500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        25500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   4610156214                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   4610156214                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   4610158714                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   4610158714                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.220369                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.220369                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.075294                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.075294                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.217116                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.217116                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.217117                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.217117                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 68850.574330                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 68850.574330                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 98283.011561                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 98283.011561                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 11530.157895                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11530.157895                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  2318.181818                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  2318.181818                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 69079.464375                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 69079.464375                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 69078.466751                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 69078.466751                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          43.881771                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            141041                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         2661.150943                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    43.881771                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.085707                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.085707                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          282273                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         282273                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       141041                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        141041                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       141041                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         141041                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       141041                       # number of overall hits
system.cpu12.icache.overall_hits::total        141041                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           69                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           69                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           69                       # number of overall misses
system.cpu12.icache.overall_misses::total           69                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2792457                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2792457                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2792457                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2792457                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2792457                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2792457                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       141110                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       141110                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       141110                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       141110                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       141110                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       141110                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000489                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000489                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 40470.391304                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 40470.391304                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 40470.391304                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 40470.391304                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 40470.391304                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 40470.391304                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           16                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           16                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           16                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1851282                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1851282                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1851282                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1851282                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1851282                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1851282                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 34929.849057                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 34929.849057                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 34929.849057                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 34929.849057                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 34929.849057                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 34929.849057                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                140082                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          137131                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             913                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             107400                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                104713                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           97.498138                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  1539                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                        2514889                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           142954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      1312252                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    140082                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           106252                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     2368669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2427                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  141195                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          2512844                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.527620                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.730249                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2252825     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  25752      1.02%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  25676      1.02%     91.70% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  26739      1.06%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  25331      1.01%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  25695      1.02%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  25628      1.02%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  56645      2.25%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  48553      1.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            2512844                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.055701                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.521793                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  49621                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2299284                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    9122                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              153632                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1185                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1316                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              1279574                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1185                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  79343                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               1615327                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        13996                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   88658                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles              714335                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              1273403                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  61                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               669059                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  931                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands           1822203                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             6258874                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        2030108                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps             1783586                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  38606                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              321                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                  969698                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads             302940                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              7395                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            3748                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1495                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  1271462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               622                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 2252190                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            2400                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         21130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        92280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      2512844                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.896271                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.942786                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           1260610     50.17%     50.17% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            252278     10.04%     60.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            999956     39.79%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       2512844                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              749236     33.27%     33.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult             196612      8.73%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     42.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1299358     57.69%     99.69% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              6984      0.31%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              2252190                       # Type of FU issued
system.cpu13.iq.rate                         0.895543                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads          7019622                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         1293221                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      1252976                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2252190                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2844                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          489                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       999311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1185                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                946977                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles               64201                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           1272087                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts              302940                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               7395                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              306                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                  371                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 808                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          819                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                894                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             2251834                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1299040                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             354                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1306009                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 128681                       # Number of branches executed
system.cpu13.iew.exec_stores                     6969                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.895401                       # Inst execution rate
system.cpu13.iew.wb_sent                      1253285                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     1252976                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  866094                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 1335057                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     0.498223                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.648732                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         21068                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           601                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             885                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      2509358                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.498516                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.129776                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      1923827     76.67%     76.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       267460     10.66%     87.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       145186      5.79%     93.11% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3        84961      3.39%     96.50% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         9011      0.36%     96.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75755      3.02%     99.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          595      0.02%     99.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          654      0.03%     99.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         1909      0.08%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      2509358                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            1241852                       # Number of instructions committed
system.cpu13.commit.committedOps              1250954                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       307002                       # Number of memory references committed
system.cpu13.commit.loads                      300096                       # Number of loads committed
system.cpu13.commit.membars                       303                       # Number of memory barriers committed
system.cpu13.commit.branches                   128305                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1124132                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                893                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         747341     59.74%     59.74% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult        196611     15.72%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.46% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        300096     23.99%     99.45% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6906      0.55%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         1250954                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                1909                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                    3775662                       # The number of ROB reads
system.cpu13.rob.rob_writes                   2547595                       # The number of ROB writes
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          2045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     409855                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   1241852                       # Number of Instructions Simulated
system.cpu13.committedOps                     1250954                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.025112                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.025112                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.493800                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.493800                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3200723                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1030315                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 7656969                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 756366                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                330435                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           65711                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         784.373406                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            172404                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            2.583489                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       486689000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   784.373406                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.765990                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.765990                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          681663                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         681663                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       166545                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        166545                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         5852                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         5852                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.demand_hits::cpu13.data       172397                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         172397                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data       172399                       # number of overall hits
system.cpu13.dcache.overall_hits::total        172399                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       134001                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       134001                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         1046                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            6                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            5                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       135047                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       135047                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       135048                       # number of overall misses
system.cpu13.dcache.overall_misses::total       135048                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   8299954199                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   8299954199                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     98700878                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     98700878                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        69456                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        69456                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        18000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data   8398655077                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total   8398655077                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data   8398655077                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total   8398655077                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       300546                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       300546                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         6898                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         6898                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data       307444                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       307444                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data       307447                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       307447                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.445859                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.445859                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.151638                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.151638                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.439257                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.439257                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.439256                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.439256                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 61939.494474                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 61939.494474                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 94360.304015                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 94360.304015                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        11576                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        11576                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         3600                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         3600                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 62190.608285                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 62190.608285                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 62190.147777                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 62190.147777                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      2136001                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           66579                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    32.082203                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks         2021                       # number of writebacks
system.cpu13.dcache.writebacks::total            2021                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        67781                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        67781                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          527                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        68308                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        68308                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        68308                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        68308                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        66220                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          519                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            5                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        66739                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        66740                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   4559068143                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   4559068143                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     51374128                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     51374128                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        56544                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        56544                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        13500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   4610442271                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   4610442271                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   4610444771                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   4610444771                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.220332                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.220332                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.075239                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.075239                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.217077                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.217077                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.217078                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.217078                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 68847.299049                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 68847.299049                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 98986.759152                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 98986.759152                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         9424                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9424                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2700                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2700                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 69081.680442                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 69081.680442                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 69080.682814                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 69080.682814                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          43.919295                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            141130                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         2613.518519                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    43.919295                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.085780                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.085780                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          282444                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         282444                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       141130                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        141130                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       141130                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         141130                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       141130                       # number of overall hits
system.cpu13.icache.overall_hits::total        141130                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           65                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           65                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           65                       # number of overall misses
system.cpu13.icache.overall_misses::total           65                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2016500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2016500                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2016500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2016500                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2016500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2016500                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       141195                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       141195                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       141195                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       141195                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       141195                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       141195                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000460                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000460                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000460                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000460                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000460                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 31023.076923                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 31023.076923                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 31023.076923                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 31023.076923                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 31023.076923                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 31023.076923                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1833000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1833000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1833000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1833000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1833000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1833000                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 33944.444444                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 33944.444444                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 33944.444444                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 33944.444444                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 33944.444444                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 33944.444444                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                139074                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          136191                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             899                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             137487                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                104192                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           75.783165                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  1504                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                        2514255                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           142843                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      1308126                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    139074                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           105696                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     2368218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2395                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  141067                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  50                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          2512266                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.525977                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.727006                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2252843     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  25753      1.03%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  25669      1.02%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  26692      1.06%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  25334      1.01%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  25667      1.02%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  25607      1.02%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  56694      2.26%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  48007      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            2512266                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.055314                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.520284                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  49408                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2299499                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    8968                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              153222                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1169                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               1282                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              1275412                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1169                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  78956                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               1616931                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        13632                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   88234                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles              713344                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              1269337                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                  41                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               668166                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1010                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands           1815123                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             6239151                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        2024678                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps             1777159                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  37961                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              341                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          342                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  968047                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads             302391                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              7282                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            3686                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1459                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  1267499                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               635                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 2248712                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            2319                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         20716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        90473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      2512266                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.895093                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.942598                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           1261664     50.22%     50.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            252492     10.05%     60.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            998110     39.73%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       2512266                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              746199     33.18%     33.18% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult             196612      8.74%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.93% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1298968     57.76%     99.69% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              6933      0.31%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              2248712                       # Type of FU issued
system.cpu14.iq.rate                         0.894385                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads          7012007                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         1288858                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      1249406                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2248712                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2776                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       999405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1169                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                948710                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles               63793                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           1268137                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts              302391                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               7282                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              328                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                  350                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 393                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          809                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                876                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             2248367                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1298653                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             343                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1305575                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 127811                       # Number of branches executed
system.cpu14.iew.exec_stores                     6922                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.894248                       # Inst execution rate
system.cpu14.iew.wb_sent                      1249713                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     1249406                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  863504                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 1329774                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     0.496929                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.649361                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         20651                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           619                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             871                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      2508850                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.497207                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.128108                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      1924769     76.72%     76.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       266741     10.63%     87.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       145031      5.78%     93.13% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3        84699      3.38%     96.51% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         9004      0.36%     96.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        75512      3.01%     99.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          585      0.02%     99.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          640      0.03%     99.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         1869      0.07%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      2508850                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            1238421                       # Number of instructions committed
system.cpu14.commit.committedOps              1247418                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       306483                       # Number of memory references committed
system.cpu14.commit.loads                      299615                       # Number of loads committed
system.cpu14.commit.membars                       298                       # Number of memory barriers committed
system.cpu14.commit.branches                   127452                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1121432                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                882                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         744324     59.67%     59.67% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult        196611     15.76%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        299615     24.02%     99.45% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6868      0.55%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         1247418                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                1869                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                    3771280                       # The number of ROB reads
system.cpu14.rob.rob_writes                   2539624                       # The number of ROB writes
system.cpu14.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     410489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   1238421                       # Number of Instructions Simulated
system.cpu14.committedOps                     1247418                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.030210                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.030210                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.492560                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.492560                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3196117                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1028867                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 7645158                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 751385                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                329930                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           65711                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         784.429613                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            171798                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            2.574408                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       486899000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   784.429613                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.766045                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.766045                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          680573                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         680573                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       166003                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        166003                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         5788                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         5788                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            1                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data       171791                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         171791                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data       171793                       # number of overall hits
system.cpu14.dcache.overall_hits::total        171793                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       134021                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       134021                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         1046                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           31                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            7                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       135067                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       135067                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       135068                       # number of overall misses
system.cpu14.dcache.overall_misses::total       135068                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   8304689022                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   8304689022                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     98160648                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     98160648                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       351943                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       351943                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        13500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        61500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        61500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data   8402849670                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total   8402849670                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data   8402849670                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total   8402849670                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data       300024                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       300024                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         6834                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         6834                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data       306858                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       306858                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data       306861                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       306861                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.446701                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.446701                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.153058                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.153058                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.968750                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.968750                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.440161                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.440161                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.440160                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.440160                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 61965.580185                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 61965.580185                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 93843.831740                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 93843.831740                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data        11353                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total        11353                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  1928.571429                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  1928.571429                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 62212.455078                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 62212.455078                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 62211.994477                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 62211.994477                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      2136058                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           66576                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    32.084505                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks         2065                       # number of writebacks
system.cpu14.dcache.writebacks::total            2065                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        67802                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        67802                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          527                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        68329                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        68329                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        68329                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        68329                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        66219                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        66219                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          519                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           31                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        66738                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        66738                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        66739                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        66739                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   4561041245                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   4561041245                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     51168898                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     51168898                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       289557                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       289557                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        55500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        55500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   4612210143                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   4612210143                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   4612212643                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   4612212643                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.220712                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.220712                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.075944                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.075944                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.968750                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.217488                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.217488                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.217489                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.217489                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 68878.135354                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 68878.135354                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 98591.325626                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 98591.325626                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9340.548387                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9340.548387                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  1285.714286                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  1285.714286                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 69109.205295                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 69109.205295                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 69108.207240                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 69108.207240                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          43.911103                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            141001                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         2611.129630                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    43.911103                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.085764                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.085764                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          282188                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         282188                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       141001                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        141001                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       141001                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         141001                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       141001                       # number of overall hits
system.cpu14.icache.overall_hits::total        141001                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           66                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           66                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           66                       # number of overall misses
system.cpu14.icache.overall_misses::total           66                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      2122485                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      2122485                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      2122485                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      2122485                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      2122485                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      2122485                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       141067                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       141067                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       141067                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       141067                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       141067                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       141067                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000468                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000468                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000468                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 32158.863636                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 32158.863636                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 32158.863636                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 32158.863636                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 32158.863636                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 32158.863636                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           12                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           12                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           12                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1779515                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1779515                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1779515                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1779515                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1779515                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1779515                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 32953.981481                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 32953.981481                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 32953.981481                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 32953.981481                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 32953.981481                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 32953.981481                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                138612                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          135738                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             904                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             106366                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                103978                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           97.754922                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  1498                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                        2513623                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           142845                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      1306132                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    138612                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           105476                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     2367465                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  2401                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  141048                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          2511518                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.525332                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.725739                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2252387     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  25740      1.02%     90.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  25671      1.02%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  26659      1.06%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  25337      1.01%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  25649      1.02%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  25571      1.02%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  56729      2.26%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  47775      1.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            2511518                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.055144                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.519621                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  49341                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2299022                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    8952                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              153031                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1172                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               1284                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              1273761                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1172                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  78797                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               1614625                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15585                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   88037                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles              713302                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              1267647                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               667785                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1306                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands           1812000                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             6230895                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        2022340                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps             1774208                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  37788                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  967274                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads             302151                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              7263                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3688                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           1472                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  1265751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               627                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 2246844                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            2346                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         20626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        89995                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      2511518                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.894616                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.942543                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           1261882     50.24%     50.24% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            252428     10.05%     60.29% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            997208     39.71%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       2511518                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              744827     33.15%     33.15% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult             196612      8.75%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.90% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1298527     57.79%     99.69% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              6878      0.31%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              2246844                       # Type of FU issued
system.cpu15.iq.rate                         0.893867                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads          7007550                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         1287016                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      1247745                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2246844                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2764                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          443                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       999202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1172                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                947097                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles               63519                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           1266381                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts              302151                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               7263                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                  366                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 124                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          813                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                885                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             2246496                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1298213                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             346                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1305077                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 127435                       # Number of branches executed
system.cpu15.iew.exec_stores                     6864                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.893728                       # Inst execution rate
system.cpu15.iew.wb_sent                      1248043                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     1247745                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  862279                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 1327255                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     0.496393                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.649671                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         20563                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             876                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      2508108                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.496690                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.127561                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      1924820     76.74%     76.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       266292     10.62%     87.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       144939      5.78%     93.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3        84581      3.37%     96.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         8959      0.36%     96.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        75444      3.01%     99.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          584      0.02%     99.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          633      0.03%     99.93% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         1856      0.07%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      2508108                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            1236824                       # Number of instructions committed
system.cpu15.commit.committedOps              1245752                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       306207                       # Number of memory references committed
system.cpu15.commit.loads                      299387                       # Number of loads committed
system.cpu15.commit.membars                       297                       # Number of memory barriers committed
system.cpu15.commit.branches                   127061                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1120144                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                875                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         742934     59.64%     59.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult        196611     15.78%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        299387     24.03%     99.45% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         6820      0.55%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         1245752                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                1856                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                    3768836                       # The number of ROB reads
system.cpu15.rob.rob_writes                   2536109                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          2105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     411121                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   1236824                       # Number of Instructions Simulated
system.cpu15.committedOps                     1245752                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.032321                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.032321                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.492048                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.492048                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                3193666                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1028147                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 7638834                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 749192                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                329557                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           65710                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         784.478338                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            171478                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            2.569652                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       486461501                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   784.478338                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.766092                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.766092                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          680050                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         680050                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       165727                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        165727                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         5744                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         5744                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data       171471                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         171471                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data       171473                       # number of overall hits
system.cpu15.dcache.overall_hits::total        171473                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       134070                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       134070                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1046                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           26                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           18                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       135116                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       135116                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       135117                       # number of overall misses
system.cpu15.dcache.overall_misses::total       135117                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   8305800877                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   8305800877                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     98797394                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     98797394                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       213846                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       213846                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       171500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       171500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data   8404598271                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total   8404598271                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data   8404598271                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total   8404598271                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data       299797                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       299797                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         6790                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         6790                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data       306587                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       306587                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data       306590                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       306590                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.447203                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.447203                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.154050                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.154050                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.440710                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.440710                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.440709                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.440709                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 61951.226054                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 61951.226054                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 94452.575526                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 94452.575526                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  8224.846154                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  8224.846154                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data   666.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total   666.666667                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 62202.835127                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 62202.835127                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 62202.374764                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 62202.374764                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      2137298                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           66575                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    32.103612                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets   166.500000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks         2060                       # number of writebacks
system.cpu15.dcache.writebacks::total            2060                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        67852                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        67852                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        68379                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        68379                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        68379                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        68379                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        66218                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          519                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           26                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           18                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        66737                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        66738                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   4560568844                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   4560568844                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     51633144                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     51633144                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       160154                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       160154                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   4612201988                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   4612201988                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   4612204488                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   4612204488                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.220876                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.220876                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.076436                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.076436                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.217677                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.217677                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.217678                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.217678                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 68872.041499                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 68872.041499                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 99485.826590                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 99485.826590                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  6159.769231                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6159.769231                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data   416.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total   416.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 69110.118645                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 69110.118645                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 69109.120561                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 69109.120561                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          43.855478                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            140976                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         2659.924528                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    43.855478                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.085655                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.085655                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          282149                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         282149                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       140976                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        140976                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       140976                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         140976                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       140976                       # number of overall hits
system.cpu15.icache.overall_hits::total        140976                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           72                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           72                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           72                       # number of overall misses
system.cpu15.icache.overall_misses::total           72                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      2605185                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      2605185                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      2605185                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      2605185                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      2605185                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      2605185                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       141048                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       141048                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       141048                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       141048                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       141048                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       141048                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000510                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000510                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000510                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000510                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000510                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000510                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 36183.125000                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 36183.125000                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 36183.125000                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 36183.125000                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 36183.125000                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 36183.125000                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           19                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           19                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           19                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           53                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           53                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1835273                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1835273                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1835273                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1835273                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1835273                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1835273                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 34627.792453                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 34627.792453                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 34627.792453                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 34627.792453                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 34627.792453                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 34627.792453                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                138227                       # Number of BP lookups
system.cpu16.branchPred.condPredicted          135386                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect             899                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups             106005                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                103770                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           97.891609                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                  1484                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                        2512991                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles           142740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                      1304497                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                    138227                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches           105254                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                     2367091                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                  2385                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                  140987                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples          2511031                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.524737                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.724664                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                2252184     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                  25746      1.03%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                  25630      1.02%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                  26629      1.06%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                  25313      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                  25601      1.02%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                  25582      1.02%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                  56778      2.26%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  47568      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total            2511031                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.055005                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      0.519101                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                  49271                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles             2298842                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                    8883                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles              152871                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                 1164                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved               1269                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts              1272068                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                 1164                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  78675                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles               1615093                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles        15531                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                   87935                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles              712633                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts              1266009                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents               667309                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                 1089                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands           1809233                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups             6222968                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups        2020167                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps             1772058                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                  37174                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts              330                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts          330                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                  966324                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads             301902                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores              7215                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads            3638                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores           1449                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                  1264180                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded               618                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                 2245189                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued            2289                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined         20256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined        89030                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples      2511031                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.894130                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.942371                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           1261971     50.26%     50.26% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1            252931     10.07%     60.33% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2            996129     39.67%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total       2511031                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              743678     33.12%     33.12% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult             196612      8.76%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.88% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead            1298046     57.81%     99.69% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite              6853      0.31%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total              2245189                       # Type of FU issued
system.cpu16.iq.rate                         0.893433                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads          7003696                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes         1285062                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses      1246371                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses              2245189                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads         2687                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked       998942                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                 1164                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                947296                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles               63418                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts           1264801                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts              301902                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts               7215                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                  358                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                  39                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          810                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts                879                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts             2244847                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts             1297741                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             340                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                    1304581                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                 127115                       # Number of branches executed
system.cpu16.iew.exec_stores                     6840                       # Number of stores executed
system.cpu16.iew.exec_rate                   0.893297                       # Inst execution rate
system.cpu16.iew.wb_sent                      1246668                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                     1246371                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  861177                       # num instructions producing a value
system.cpu16.iew.wb_consumers                 1325168                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     0.495971                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.649863                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts         20194                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls           605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts             871                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples      2507672                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.496294                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     1.127022                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      1924886     76.76%     76.76% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1       266027     10.61%     87.37% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2       144887      5.78%     93.15% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3        84507      3.37%     96.52% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4         8968      0.36%     96.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        75345      3.00%     99.88% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6          581      0.02%     99.90% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7          631      0.03%     99.93% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         1840      0.07%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total      2507672                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts            1235652                       # Number of instructions committed
system.cpu16.commit.committedOps              1244542                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                       306009                       # Number of memory references committed
system.cpu16.commit.loads                      299215                       # Number of loads committed
system.cpu16.commit.membars                       295                       # Number of memory barriers committed
system.cpu16.commit.branches                   126773                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                 1119216                       # Number of committed integer instructions.
system.cpu16.commit.function_calls                871                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         741922     59.61%     59.61% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult        196611     15.80%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead        299215     24.04%     99.45% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         6794      0.55%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total         1244542                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                1840                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                    3766850                       # The number of ROB reads
system.cpu16.rob.rob_writes                   2532898                       # The number of ROB writes
system.cpu16.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          1960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     411753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                   1235652                       # Number of Instructions Simulated
system.cpu16.committedOps                     1244542                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             2.033737                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       2.033737                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             0.491706                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.491706                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                3191433                       # number of integer regfile reads
system.cpu16.int_regfile_writes               1027562                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                 7633290                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 747328                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                329367                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                  100                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements           65710                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         784.514390                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs            171279                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs            2.566670                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle       486690000                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   784.514390                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.766127                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.766127                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses          679561                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses         679561                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data       165551                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total        165551                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data         5721                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total         5721                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data            1                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu16.dcache.demand_hits::cpu16.data       171272                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total         171272                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data       171274                       # number of overall hits
system.cpu16.dcache.overall_hits::total        171274                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data       134048                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       134048                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data         1046                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            1                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           24                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data            5                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data       135094                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       135094                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data       135095                       # number of overall misses
system.cpu16.dcache.overall_misses::total       135095                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data   8308475546                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total   8308475546                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data     95582878                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total     95582878                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       340450                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       340450                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data   8404058424                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total   8404058424                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data   8404058424                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total   8404058424                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data       299599                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total       299599                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data         6767                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total         6767                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data       306366                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total       306366                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data       306369                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total       306369                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.447425                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.447425                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.154574                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.154574                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.440956                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.440956                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.440955                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.440955                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 61981.346577                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 61981.346577                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 91379.424474                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 91379.424474                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 14185.416667                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 14185.416667                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data         2400                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 62208.968748                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 62208.968748                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 62208.508265                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 62208.508265                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      2136991                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          332                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           66576                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    32.098519                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          332                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks         2059                       # number of writebacks
system.cpu16.dcache.writebacks::total            2059                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data        67830                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total        67830                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          527                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data        68357                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total        68357                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data        68357                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total        68357                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data        66218                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          519                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           24                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data            5                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data        66737                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data        66738                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data   4561699602                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total   4561699602                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data     50152378                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total     50152378                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       293550                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       293550                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data   4611851980                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total   4611851980                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data   4611854480                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total   4611854480                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.221022                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.221022                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.076696                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.076696                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.217834                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.217834                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.217835                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.217835                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 68889.117793                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 68889.117793                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 96632.712909                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 96632.712909                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data 12231.250000                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12231.250000                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data         1500                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 69104.874058                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 69104.874058                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 69103.876053                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 69103.876053                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          43.893212                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs            140916                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs         2609.555556                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    43.893212                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.085729                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.085729                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses          282028                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses         282028                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst       140916                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total        140916                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst       140916                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total         140916                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst       140916                       # number of overall hits
system.cpu16.icache.overall_hits::total        140916                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           71                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           71                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           71                       # number of overall misses
system.cpu16.icache.overall_misses::total           71                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      2611700                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      2611700                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      2611700                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      2611700                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      2611700                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      2611700                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst       140987                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total       140987                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst       140987                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total       140987                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst       140987                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total       140987                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.000504                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.000504                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 36784.507042                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 36784.507042                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 36784.507042                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 36784.507042                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 36784.507042                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 36784.507042                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           17                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           17                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           17                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           54                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           54                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      1900290                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      1900290                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      1900290                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      1900290                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      1900290                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      1900290                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 35190.555556                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 35190.555556                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 35190.555556                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 35190.555556                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 35190.555556                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 35190.555556                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                139240                       # Number of BP lookups
system.cpu17.branchPred.condPredicted          136344                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect             907                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups             106395                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                104310                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           98.040321                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                  1510                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                        2512359                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles           142826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                      1308650                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                    139240                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches           105820                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                     2366362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                  2409                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                  141098                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples          2510400                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            0.526612                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           1.728037                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                2250909     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                  25722      1.02%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                  25690      1.02%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                  26671      1.06%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                  25359      1.01%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                  25659      1.02%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                  25593      1.02%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                  56772      2.26%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  48025      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total            2510400                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.055422                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      0.520885                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                  49422                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles             2297504                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                    9025                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles              153273                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                 1176                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved               1294                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts              1276092                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                 1176                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  78890                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles               1614183                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles        14120                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                   88256                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles              713775                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts              1270007                       # Number of instructions processed by rename
system.cpu17.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.IQFullEvents               668263                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                  951                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands           1816272                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups             6242340                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups        2025509                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps             1778236                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                  38033                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts              340                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts          339                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                  968662                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads             302456                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              7308                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads            3702                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores           1487                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                  1268102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded               635                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                 2248905                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued            2343                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined         20705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined        90487                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples      2510400                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       0.895835                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.942541                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0           1259466     50.17%     50.17% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1            252963     10.08%     60.25% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2            997971     39.75%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total       2510400                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              746729     33.20%     33.20% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult             196612      8.74%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.95% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead            1298628     57.74%     99.69% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite              6936      0.31%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total              2248905                       # Type of FU issued
system.cpu17.iq.rate                         0.895137                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads          7010551                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes         1289449                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses      1250009                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses              2248905                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads         2751                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          430                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked       998999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                 1176                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles                946658                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles               63520                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts           1268740                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts              302456                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               7308                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts              326                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                  367                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                  84                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          816                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts                888                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts             2248560                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts             1298317                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             343                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                    1305238                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                 127979                       # Number of branches executed
system.cpu17.iew.exec_stores                     6921                       # Number of stores executed
system.cpu17.iew.exec_rate                   0.894999                       # Inst execution rate
system.cpu17.iew.wb_sent                      1250309                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                     1250009                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  863799                       # num instructions producing a value
system.cpu17.iew.wb_consumers                 1330463                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     0.497544                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.649247                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts         20641                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls           621                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts             879                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples      2506980                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     0.497823                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     1.128468                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0      1922479     76.69%     76.69% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1       267022     10.65%     87.34% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2       145064      5.79%     93.12% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3        84766      3.38%     96.50% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4         9109      0.36%     96.87% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5        75453      3.01%     99.88% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6          587      0.02%     99.90% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7          639      0.03%     99.93% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8         1861      0.07%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total      2506980                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts            1239017                       # Number of instructions committed
system.cpu17.commit.committedOps              1248032                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                       306583                       # Number of memory references committed
system.cpu17.commit.loads                      299705                       # Number of loads committed
system.cpu17.commit.membars                       300                       # Number of memory barriers committed
system.cpu17.commit.branches                   127599                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                 1121901                       # Number of committed integer instructions.
system.cpu17.commit.function_calls                884                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         744838     59.68%     59.68% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult        196611     15.75%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead        299705     24.01%     99.45% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite         6878      0.55%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total         1248032                       # Class of committed instruction
system.cpu17.commit.bw_lim_events                1861                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                    3770022                       # The number of ROB reads
system.cpu17.rob.rob_writes                   2540835                       # The number of ROB writes
system.cpu17.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          1959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     412385                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                   1239017                       # Number of Instructions Simulated
system.cpu17.committedOps                     1248032                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             2.027703                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       2.027703                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             0.493169                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       0.493169                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                3196402                       # number of integer regfile reads
system.cpu17.int_regfile_writes               1029080                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                 7645962                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 752272                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                329965                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                  134                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements           65712                       # number of replacements
system.cpu17.dcache.tags.tagsinuse         784.695607                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs            171847                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs            2.575104                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle       487235000                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data   784.695607                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.766304                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.766304                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses          680761                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses         680761                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data       166042                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total        166042                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data         5798                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total         5798                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            4                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data       171840                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total         171840                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data       171842                       # number of overall hits
system.cpu17.dcache.overall_hits::total        171842                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data       134053                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total       134053                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data         1046                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            1                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           28                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data           17                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data       135099                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total       135099                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data       135100                       # number of overall misses
system.cpu17.dcache.overall_misses::total       135100                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data   8298962789                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total   8298962789                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data     96431141                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total     96431141                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       244357                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       244357                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        20500                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        20500                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data       155500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total       155500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data   8395393930                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total   8395393930                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data   8395393930                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total   8395393930                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data       300095                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total       300095                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data         6844                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total         6844                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data       306939                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total       306939                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data       306942                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total       306942                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.446702                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.446702                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.152835                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.152835                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.440149                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.440149                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.440148                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.440148                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 61908.072098                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 61908.072098                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 92190.383365                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 92190.383365                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data  8727.035714                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  8727.035714                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data  1205.882353                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  1205.882353                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 62142.531995                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 62142.531995                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 62142.072021                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 62142.072021                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs      2135192                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          336                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           66567                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    32.075833                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks         2029                       # number of writebacks
system.cpu17.dcache.writebacks::total            2029                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data        67835                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total        67835                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          527                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data        68362                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total        68362                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data        68362                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total        68362                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data        66218                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          519                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           28                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data           17                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data        66737                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data        66738                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data   4558282203                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total   4558282203                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data     50784141                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total     50784141                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       186643                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       186643                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data       134500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total       134500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data   4609066344                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total   4609066344                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data   4609068844                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total   4609068844                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.220657                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.220657                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.075833                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.075833                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.217428                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.217428                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.217429                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.217429                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 68837.509484                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 68837.509484                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 97849.982659                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 97849.982659                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data  6665.821429                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6665.821429                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data   941.176471                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total   941.176471                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 69063.133554                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 69063.133554                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 69062.136174                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 69062.136174                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          43.839836                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs            141029                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs         2660.924528                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    43.839836                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.085625                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.085625                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses          282249                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses         282249                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst       141029                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total        141029                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst       141029                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total         141029                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst       141029                       # number of overall hits
system.cpu17.icache.overall_hits::total        141029                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           69                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           69                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           69                       # number of overall misses
system.cpu17.icache.overall_misses::total           69                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      4044956                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      4044956                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      4044956                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      4044956                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      4044956                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      4044956                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst       141098                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total       141098                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst       141098                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total       141098                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst       141098                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total       141098                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.000489                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.000489                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 58622.550725                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 58622.550725                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 58622.550725                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 58622.550725                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 58622.550725                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 58622.550725                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           16                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           16                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           16                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           53                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           53                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           53                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      2750788                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      2750788                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      2750788                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      2750788                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      2750788                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      2750788                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 51901.660377                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 51901.660377                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 51901.660377                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 51901.660377                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 51901.660377                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 51901.660377                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                138400                       # Number of BP lookups
system.cpu18.branchPred.condPredicted          135481                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect             916                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups             105816                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                103851                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           98.143003                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                  1513                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                        2511723                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles           142904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                      1305514                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                    138400                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches           105364                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                     2365576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                  2419                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                  141132                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples          2509697                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            0.525512                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           1.725669                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                2250564     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                  25743      1.03%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                  25707      1.02%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                  26662      1.06%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                  25331      1.01%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                  25715      1.02%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                  25599      1.02%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                  56769      2.26%     98.10% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  47607      1.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total            2509697                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.055102                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      0.519768                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                  49305                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles             2297318                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                    8977                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles              152916                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                 1181                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved               1302                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts              1273022                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                 1181                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  78652                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles               1615245                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles        13935                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                   87945                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles              712739                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts              1266901                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                  44                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents               667272                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                  938                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands           1810328                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups             6227272                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups        2021304                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps             1772580                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                  37742                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts              321                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                  966624                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads             302043                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores              7276                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads            3679                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores           1464                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                  1264889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded               623                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                 2245848                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued            2358                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined         20732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined        90447                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples      2509697                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       0.894868                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.942453                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0           1260373     50.22%     50.22% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1            252800     10.07%     60.29% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2            996524     39.71%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total       2509697                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              744028     33.13%     33.13% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult             196612      8.75%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.88% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead            1298356     57.81%     99.69% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite              6852      0.31%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total              2245848                       # Type of FU issued
system.cpu18.iq.rate                         0.894146                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads          7003749                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes         1286252                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses      1246765                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses              2245848                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads         2807                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          507                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked       999181                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                 1181                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles                946186                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles               64349                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts           1265515                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts              67                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts              302043                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts               7276                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts              306                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                  320                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                 942                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          813                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts                896                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts             2245490                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts             1298048                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             356                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                    1304883                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                 127215                       # Number of branches executed
system.cpu18.iew.exec_stores                     6835                       # Number of stores executed
system.cpu18.iew.exec_rate                   0.894004                       # Inst execution rate
system.cpu18.iew.wb_sent                      1247068                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                     1246765                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  861453                       # num instructions producing a value
system.cpu18.iew.wb_consumers                 1325757                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     0.496378                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.649782                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts         20671                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls           592                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts             888                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples      2506255                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     0.496669                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     1.127309                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0      1923338     76.74%     76.74% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1       266091     10.62%     87.36% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2       144896      5.78%     93.14% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3        84546      3.37%     96.51% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4         9019      0.36%     96.87% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5        75317      3.01%     99.88% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6          578      0.02%     99.90% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7          630      0.03%     99.93% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8         1840      0.07%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total      2506255                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts            1235910                       # Number of instructions committed
system.cpu18.commit.committedOps              1244780                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                       306005                       # Number of memory references committed
system.cpu18.commit.loads                      299236                       # Number of loads committed
system.cpu18.commit.membars                       295                       # Number of memory barriers committed
system.cpu18.commit.branches                   126842                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                 1119381                       # Number of committed integer instructions.
system.cpu18.commit.function_calls                869                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         742164     59.62%     59.62% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult        196611     15.79%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead        299236     24.04%     99.46% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite         6769      0.54%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total         1244780                       # Class of committed instruction
system.cpu18.commit.bw_lim_events                1840                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                    3766161                       # The number of ROB reads
system.cpu18.rob.rob_writes                   2534410                       # The number of ROB writes
system.cpu18.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          2026                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     413021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                   1235910                       # Number of Instructions Simulated
system.cpu18.committedOps                     1244780                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             2.032286                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       2.032286                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             0.492057                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       0.492057                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                3192286                       # number of integer regfile reads
system.cpu18.int_regfile_writes               1027731                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                 7635351                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 747834                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                329392                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements           65711                       # number of replacements
system.cpu18.dcache.tags.tagsinuse         784.387005                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs            171319                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs           66733                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs            2.567231                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle       486903000                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data   784.387005                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.766003                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.766003                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses          679653                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses         679653                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data       165604                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total        165604                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data         5708                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total         5708                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data            1                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu18.dcache.demand_hits::cpu18.data       171312                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total         171312                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data       171314                       # number of overall hits
system.cpu18.dcache.overall_hits::total        171314                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data       134068                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total       134068                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data         1046                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            1                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data           12                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data            7                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data       135114                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total       135114                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data       135115                       # number of overall misses
system.cpu18.dcache.overall_misses::total       135115                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data   8303317554                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total   8303317554                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data     98688880                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total     98688880                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data       133446                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       133446                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data        26000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total        26000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data        80500                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total        80500                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data   8402006434                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total   8402006434                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data   8402006434                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total   8402006434                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data       299672                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total       299672                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data         6754                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total         6754                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data       306426                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total       306426                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data       306429                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total       306429                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.447382                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.447382                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.154871                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.154871                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.440935                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.440935                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.440934                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.440934                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 61933.627368                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 61933.627368                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 94348.833652                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 94348.833652                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data 11120.500000                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 11120.500000                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data  3714.285714                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total  3714.285714                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 62184.573279                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 62184.573279                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 62184.113044                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 62184.113044                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs      2135328                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs           66581                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    32.071131                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          326                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks         2015                       # number of writebacks
system.cpu18.dcache.writebacks::total            2015                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data        67848                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total        67848                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          527                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data        68375                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total        68375                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data        68375                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total        68375                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data        66220                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          519                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data           12                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data            7                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data        66739                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data        66740                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data   4558689707                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total   4558689707                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data     51360382                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total     51360382                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data       109554                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       109554                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data        21500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total        21500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data   4610050089                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total   4610050089                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data   4610052589                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total   4610052589                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.220975                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.220975                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.076843                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.076843                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.217798                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.217798                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.217799                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.217799                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 68841.584219                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 68841.584219                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 98960.273603                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 98960.273603                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data  9129.500000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9129.500000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data  3071.428571                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total  3071.428571                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 69075.804088                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 69075.804088                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 69074.806548                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 69074.806548                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          43.876784                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs            141066                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs         2612.333333                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    43.876784                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.085697                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.085697                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses          282318                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses         282318                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst       141066                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total        141066                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst       141066                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total         141066                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst       141066                       # number of overall hits
system.cpu18.icache.overall_hits::total        141066                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           66                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           66                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           66                       # number of overall misses
system.cpu18.icache.overall_misses::total           66                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      1998499                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      1998499                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      1998499                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      1998499                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      1998499                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      1998499                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst       141132                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total       141132                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst       141132                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total       141132                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst       141132                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total       141132                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.000468                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.000468                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.000468                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 30280.287879                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 30280.287879                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 30280.287879                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 30280.287879                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 30280.287879                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 30280.287879                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           12                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           12                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           12                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           54                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           54                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      1814501                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      1814501                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      1814501                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      1814501                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      1814501                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      1814501                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 33601.870370                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 33601.870370                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 33601.870370                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 33601.870370                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 33601.870370                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 33601.870370                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                137405                       # Number of BP lookups
system.cpu19.branchPred.condPredicted          134581                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect             899                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups             105155                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                103352                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           98.285388                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                  1472                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                        2511091                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles           142745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                      1301207                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                    137405                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches           104824                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                     2365174                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                  2375                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                  140959                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples          2509114                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            0.523790                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           1.722443                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                2250687     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                  25668      1.02%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                  25674      1.02%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                  26663      1.06%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                  25339      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                  25651      1.02%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                  25558      1.02%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                  56707      2.26%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  47167      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total            2509114                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.054719                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      0.518184                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                  49076                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles             2297532                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                    8832                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles              152515                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                 1159                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved               1262                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts              1268924                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                 1159                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  78269                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles               1615490                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles        14823                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                   87599                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles              711774                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts              1262915                       # Number of instructions processed by rename
system.cpu19.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.IQFullEvents               666201                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                 1169                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands           1803553                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups             6207964                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups        2015990                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps             1766421                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                  37124                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts              314                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts          313                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                  964809                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads             301487                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores              7159                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads            3627                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores           1440                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                  1261043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded               601                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                 2242236                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued            2299                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined         20269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined        88598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples      2509114                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       0.893637                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.942299                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0           1261587     50.28%     50.28% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1            252818     10.08%     60.36% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2            994709     39.64%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total       2509114                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              741113     33.05%     33.05% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult             196612      8.77%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.82% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead            1297740     57.88%     99.70% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite              6771      0.30%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total              2242236                       # Type of FU issued
system.cpu19.iq.rate                         0.892933                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads          6995883                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes         1281919                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses      1243301                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses              2242236                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         2710                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          445                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked       999069                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                 1159                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles                947979                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles               63472                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts           1261647                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts              301487                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts               7159                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts              300                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                  390                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                  45                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          808                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts                880                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts             2241894                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts             1297435                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             340                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                    1304190                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                 126387                       # Number of branches executed
system.cpu19.iew.exec_stores                     6755                       # Number of stores executed
system.cpu19.iew.exec_rate                   0.892797                       # Inst execution rate
system.cpu19.iew.wb_sent                      1243594                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                     1243301                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  859095                       # num instructions producing a value
system.cpu19.iew.wb_consumers                 1320883                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     0.495124                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.650394                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts         20208                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls           585                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts             871                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples      2505758                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     0.495409                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     1.126389                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0      1924587     76.81%     76.81% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1       265107     10.58%     87.39% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2       144673      5.77%     93.16% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3        84275      3.36%     96.52% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4         8917      0.36%     96.88% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5        75132      3.00%     99.88% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6          573      0.02%     99.90% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7          621      0.02%     99.93% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8         1873      0.07%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total      2505758                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts            1232592                       # Number of instructions committed
system.cpu19.commit.committedOps              1241375                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                       305491                       # Number of memory references committed
system.cpu19.commit.loads                      298777                       # Number of loads committed
system.cpu19.commit.membars                       292                       # Number of memory barriers committed
system.cpu19.commit.branches                   126022                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                 1116781                       # Number of committed integer instructions.
system.cpu19.commit.function_calls                860                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         739273     59.55%     59.55% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult        196611     15.84%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead        298777     24.07%     99.46% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         6714      0.54%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total         1241375                       # Class of committed instruction
system.cpu19.commit.bw_lim_events                1873                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                    3761802                       # The number of ROB reads
system.cpu19.rob.rob_writes                   2526587                       # The number of ROB writes
system.cpu19.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          1977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     413653                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                   1232592                       # Number of Instructions Simulated
system.cpu19.committedOps                     1241375                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             2.037244                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       2.037244                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             0.490859                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       0.490859                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                3187505                       # number of integer regfile reads
system.cpu19.int_regfile_writes               1026289                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                 7623111                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 743164                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                328941                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements           65710                       # number of replacements
system.cpu19.dcache.tags.tagsinuse         784.503595                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs            170798                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs            2.559462                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle       486680000                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data   784.503595                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.766117                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.766117                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses          678567                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses         678567                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data       165137                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total        165137                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data         5654                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total         5654                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.demand_hits::cpu19.data       170791                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total         170791                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data       170793                       # number of overall hits
system.cpu19.dcache.overall_hits::total        170793                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data       134051                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total       134051                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data         1046                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            1                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data           12                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data            5                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data       135097                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total       135097                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data       135098                       # number of overall misses
system.cpu19.dcache.overall_misses::total       135098                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data   8307175953                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total   8307175953                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data     96119366                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total     96119366                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       170453                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       170453                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        13500                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data   8403295319                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total   8403295319                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data   8403295319                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total   8403295319                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data       299188                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total       299188                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data         6700                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total         6700                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data       305888                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total       305888                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data       305891                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total       305891                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.448049                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.448049                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.156119                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.156119                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.441655                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.441655                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.441654                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.441654                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 61970.264698                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 61970.264698                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 91892.319312                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 91892.319312                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data 14204.416667                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total 14204.416667                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data         2700                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total         2700                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 62201.938748                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 62201.938748                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 62201.478327                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 62201.478327                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs      2136093                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          341                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs           66565                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    32.090333                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets   170.500000                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks         2083                       # number of writebacks
system.cpu19.dcache.writebacks::total            2083                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data        67833                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total        67833                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          527                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data        68360                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total        68360                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data        68360                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total        68360                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data        66218                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          519                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data           12                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data            5                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data        66737                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data        66738                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data   4561745997                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total   4561745997                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data     50389116                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total     50389116                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data       144547                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total       144547                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data   4612135113                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total   4612135113                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data   4612137613                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total   4612137613                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.221326                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.221326                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.077463                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.077463                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.218175                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.218175                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.218176                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.218176                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 68889.818433                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 68889.818433                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 97088.855491                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 97088.855491                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data 12045.583333                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12045.583333                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data         1800                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total         1800                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 69109.116577                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 69109.116577                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 69108.118508                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 69108.118508                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          43.867590                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs            140889                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs         2609.055556                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    43.867590                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.085679                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.085679                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses          281972                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses         281972                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst       140889                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total        140889                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst       140889                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total         140889                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst       140889                       # number of overall hits
system.cpu19.icache.overall_hits::total        140889                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           70                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           70                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           70                       # number of overall misses
system.cpu19.icache.overall_misses::total           70                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2550693                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2550693                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2550693                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2550693                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2550693                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2550693                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst       140959                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total       140959                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst       140959                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total       140959                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst       140959                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total       140959                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.000497                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.000497                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 36438.471429                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 36438.471429                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 36438.471429                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 36438.471429                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 36438.471429                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 36438.471429                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           16                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           16                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           16                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           54                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           54                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      1919289                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      1919289                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      1919289                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      1919289                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      1919289                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      1919289                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 35542.388889                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 35542.388889                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 35542.388889                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 35542.388889                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 35542.388889                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 35542.388889                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                138928                       # Number of BP lookups
system.cpu20.branchPred.condPredicted          136037                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect             904                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups             105779                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                104114                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           98.425964                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                  1508                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                        2510459                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles           142836                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                      1307523                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                    138928                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches           105622                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                     2364342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                  2401                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                  141093                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                  51                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples          2508386                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            0.526568                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           1.727911                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                2249085     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                  25745      1.03%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                  25656      1.02%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                  26665      1.06%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                  25307      1.01%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                  25645      1.02%     94.81% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                  25607      1.02%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                  56718      2.26%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  47958      1.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total            2508386                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.055340                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      0.520830                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                  49396                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles             2295675                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                    8996                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles              153147                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                 1172                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved               1288                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts              1274934                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                 1172                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  78877                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles               1614131                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles        12737                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                   88159                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles              713310                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts              1268802                       # Number of instructions processed by rename
system.cpu20.rename.ROBFullEvents                  61                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.IQFullEvents               667979                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                 1118                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands           1814090                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups             6236571                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups        2023950                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps             1776264                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                  37823                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts              315                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts          315                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                  967482                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads             302304                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores              7285                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads            3669                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores           1464                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                  1266957                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded               609                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                 2247973                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued            2341                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined         20689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined        90607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples      2508386                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       0.896183                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.942681                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0           1258259     50.16%     50.16% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1            252281     10.06%     60.22% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2            997846     39.78%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total       2508386                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              745730     33.17%     33.17% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult             196612      8.75%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.92% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead            1298733     57.77%     99.69% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite              6898      0.31%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total              2247973                       # Type of FU issued
system.cpu20.iq.rate                         0.895443                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads          7006671                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes         1288262                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses      1248815                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses              2247973                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         2773                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked       999263                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                 1172                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles                945736                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles               64140                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts           1267569                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts              302304                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts               7285                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts              301                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                  330                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                 835                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          812                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts                885                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts             2247627                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts             1298423                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             344                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                    1305306                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                 127686                       # Number of branches executed
system.cpu20.iew.exec_stores                     6883                       # Number of stores executed
system.cpu20.iew.exec_rate                   0.895305                       # Inst execution rate
system.cpu20.iew.wb_sent                      1249118                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                     1248815                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  863071                       # num instructions producing a value
system.cpu20.iew.wb_consumers                 1328960                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     0.497445                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.649433                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts         20627                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls           592                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts             876                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples      2504969                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     0.497761                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     1.128425                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0      1921063     76.69%     76.69% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1       266651     10.64%     87.33% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2       144989      5.79%     93.12% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3        84696      3.38%     96.50% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4         9155      0.37%     96.87% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5        75325      3.01%     99.88% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6          584      0.02%     99.90% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7          637      0.03%     99.93% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8         1869      0.07%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total      2504969                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts            1237900                       # Number of instructions committed
system.cpu20.commit.committedOps              1246877                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                       306360                       # Number of memory references committed
system.cpu20.commit.loads                      299531                       # Number of loads committed
system.cpu20.commit.membars                       298                       # Number of memory barriers committed
system.cpu20.commit.branches                   127330                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                 1121009                       # Number of committed integer instructions.
system.cpu20.commit.function_calls                880                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         743906     59.66%     59.66% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult        196611     15.77%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead        299531     24.02%     99.45% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite         6829      0.55%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total         1246877                       # Class of committed instruction
system.cpu20.commit.bw_lim_events                1869                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                    3766847                       # The number of ROB reads
system.cpu20.rob.rob_writes                   2538490                       # The number of ROB writes
system.cpu20.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          2073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     414285                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                   1237900                       # Number of Instructions Simulated
system.cpu20.committedOps                     1246877                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             2.027998                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       2.027998                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             0.493097                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       0.493097                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                3195151                       # number of integer regfile reads
system.cpu20.int_regfile_writes               1028592                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                 7642617                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 750640                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                329749                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements           65712                       # number of replacements
system.cpu20.dcache.tags.tagsinuse         784.541121                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs            171714                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs           66734                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs            2.573111                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle       486686500                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data   784.541121                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.766153                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.766153                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses          680348                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses         680348                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data       165932                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total        165932                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data         5775                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total         5775                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.StoreCondReq_hits::cpu20.data            1                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu20.dcache.demand_hits::cpu20.data       171707                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total         171707                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data       171709                       # number of overall hits
system.cpu20.dcache.overall_hits::total        171709                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data       134035                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total       134035                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data         1046                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            1                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data            6                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data            3                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data       135081                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total       135081                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data       135082                       # number of overall misses
system.cpu20.dcache.overall_misses::total       135082                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data   8297555784                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total   8297555784                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data     99618142                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total     99618142                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data        63472                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total        63472                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data         8500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data        29000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total        29000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data   8397173926                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total   8397173926                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data   8397173926                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total   8397173926                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data       299967                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total       299967                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data         6821                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total         6821                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data       306788                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total       306788                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data       306791                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total       306791                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.446832                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.446832                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.153350                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.153350                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data            1                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.440307                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.440307                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.440306                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.440306                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 61905.888641                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 61905.888641                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 95237.229446                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 95237.229446                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data 10578.666667                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total 10578.666667                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data  2833.333333                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total  2833.333333                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 62163.989947                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 62163.989947                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 62163.529752                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 62163.529752                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs      2135234                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs           66581                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    32.069720                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks         2005                       # number of writebacks
system.cpu20.dcache.writebacks::total            2005                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data        67815                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total        67815                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          527                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data        68342                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total        68342                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data        68342                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total        68342                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data        66220                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total        66220                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          519                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data            6                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data            3                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data        66739                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total        66739                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data        66740                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total        66740                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data   4557108854                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total   4557108854                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data     51790642                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total     51790642                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data        52528                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total        52528                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total         5500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data   4608899496                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total   4608899496                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data   4608901996                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total   4608901996                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.220758                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.220758                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.076089                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.076089                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.217541                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.217541                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.217542                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.217542                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 68817.711477                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 68817.711477                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 99789.290944                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 99789.290944                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data  8754.666667                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8754.666667                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total  1833.333333                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 69058.563898                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 69058.563898                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 69057.566617                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 69057.566617                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          43.861072                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs            141028                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs         2611.629630                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    43.861072                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.085666                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.085666                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses          282240                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses         282240                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst       141028                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total        141028                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst       141028                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total         141028                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst       141028                       # number of overall hits
system.cpu20.icache.overall_hits::total        141028                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           65                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           65                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           65                       # number of overall misses
system.cpu20.icache.overall_misses::total           65                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      3107001                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      3107001                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      3107001                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      3107001                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      3107001                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      3107001                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst       141093                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total       141093                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst       141093                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total       141093                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst       141093                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total       141093                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.000461                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.000461                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 47800.015385                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 47800.015385                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 47800.015385                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 47800.015385                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 47800.015385                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 47800.015385                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           11                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           11                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           11                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           54                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           54                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           54                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      2869499                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      2869499                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      2869499                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      2869499                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      2869499                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      2869499                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 53138.870370                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 53138.870370                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 53138.870370                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 53138.870370                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 53138.870370                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 53138.870370                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                138026                       # Number of BP lookups
system.cpu21.branchPred.condPredicted          135159                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect             908                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups             105256                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                103688                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           98.510299                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                  1488                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                        2509827                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles           142771                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                      1303801                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                    138026                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches           105176                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                     2363645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                  2399                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                  141038                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples          2507623                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            0.525198                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           1.724860                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                2248728     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                  25754      1.03%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                  25710      1.03%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                  26635      1.06%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                  25366      1.01%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                  25689      1.02%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                  25577      1.02%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                  56763      2.26%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  47401      1.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total            2507623                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.054994                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      0.519478                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                  49129                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles             2295649                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                    8895                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles              152779                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                 1171                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved               1280                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts              1271381                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                 1171                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  78427                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles               1613635                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles        13990                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                   87739                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles              712661                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts              1265230                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                  23                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents               667020                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                 1161                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands           1807612                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups             6219136                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups        2019045                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps             1770457                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                  37151                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts              334                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                  966235                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads             301789                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores              7209                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads            3640                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores           1450                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                  1263274                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded               628                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                 2244531                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued            2275                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined         20258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined        88763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples      2507623                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       0.895083                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.942483                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0           1259076     50.21%     50.21% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1            252563     10.07%     60.28% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2            995984     39.72%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total       2507623                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              742974     33.10%     33.10% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult             196612      8.76%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.86% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead            1298107     57.83%     99.70% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite              6838      0.30%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total              2244531                       # Type of FU issued
system.cpu21.iq.rate                         0.894297                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads          6998958                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes         1284168                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses      1245523                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses              2244531                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         2701                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          441                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked       999116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                 1171                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles                945627                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles               63367                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts           1263905                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts              301789                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts               7209                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                  288                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                  53                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          812                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts                889                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts             2244182                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts             1297799                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             347                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                    1304622                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                 126926                       # Number of branches executed
system.cpu21.iew.exec_stores                     6823                       # Number of stores executed
system.cpu21.iew.exec_rate                   0.894158                       # Inst execution rate
system.cpu21.iew.wb_sent                      1245817                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                     1245523                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  860484                       # num instructions producing a value
system.cpu21.iew.wb_consumers                 1323793                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     0.496259                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.650014                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts         20199                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls           607                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts             880                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples      2504252                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     0.496613                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     1.126979                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0      1921706     76.74%     76.74% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1       265966     10.62%     87.36% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2       144829      5.78%     93.14% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3        84469      3.37%     96.51% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4         9105      0.36%     96.88% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5        75149      3.00%     99.88% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6          576      0.02%     99.90% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7          624      0.02%     99.93% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8         1828      0.07%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total      2504252                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts            1234803                       # Number of instructions committed
system.cpu21.commit.committedOps              1243644                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                       305856                       # Number of memory references committed
system.cpu21.commit.loads                      299088                       # Number of loads committed
system.cpu21.commit.membars                       294                       # Number of memory barriers committed
system.cpu21.commit.branches                   126564                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                 1118518                       # Number of committed integer instructions.
system.cpu21.commit.function_calls                866                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         741177     59.60%     59.60% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult        196611     15.81%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.41% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead        299088     24.05%     99.46% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite         6768      0.54%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total         1243644                       # Class of committed instruction
system.cpu21.commit.bw_lim_events                1828                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                    3762575                       # The number of ROB reads
system.cpu21.rob.rob_writes                   2531124                       # The number of ROB writes
system.cpu21.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          2204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     414917                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                   1234803                       # Number of Instructions Simulated
system.cpu21.committedOps                     1243644                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             2.032573                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       2.032573                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             0.491987                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       0.491987                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                3190524                       # number of integer regfile reads
system.cpu21.int_regfile_writes               1027197                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                 7630926                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 746130                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                329179                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                  120                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements           65710                       # number of replacements
system.cpu21.dcache.tags.tagsinuse         784.508193                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs            171133                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs            2.564482                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle       486960000                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data   784.508193                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.766121                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.766121                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses          679312                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses         679312                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data       165436                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total        165436                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data         5690                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total         5690                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data            1                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu21.dcache.demand_hits::cpu21.data       171126                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total         171126                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data       171128                       # number of overall hits
system.cpu21.dcache.overall_hits::total        171128                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data       134035                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total       134035                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data         1046                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            1                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data           30                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data           22                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data       135081                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total       135081                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data       135082                       # number of overall misses
system.cpu21.dcache.overall_misses::total       135082                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data   8297919871                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total   8297919871                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data     96780881                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total     96780881                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data       256352                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total       256352                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        23000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        23000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data       215499                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::total       215499                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data   8394700752                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total   8394700752                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data   8394700752                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total   8394700752                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data       299471                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total       299471                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data         6736                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total         6736                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data       306207                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total       306207                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data       306210                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total       306210                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.447573                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.447573                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.155285                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.155285                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data     0.967742                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.967742                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.441143                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.441143                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.441142                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.441142                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 61908.604999                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 61908.604999                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 92524.742830                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 92524.742830                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data  8545.066667                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total  8545.066667                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data  1045.454545                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total  1045.454545                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 62145.681125                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 62145.681125                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 62145.221066                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 62145.221066                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs      2135388                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs           66577                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    32.073959                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks         2034                       # number of writebacks
system.cpu21.dcache.writebacks::total            2034                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data        67817                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total        67817                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          527                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data        68344                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total        68344                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data        68344                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total        68344                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data        66218                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          519                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data           30                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data           22                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data        66737                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data        66738                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data   4558652815                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total   4558652815                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data     50865631                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total     50865631                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data       196648                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total       196648                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data       186001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total       186001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data   4609518446                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total   4609518446                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data   4609520946                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total   4609520946                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.221117                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.221117                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.077049                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.077049                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data     0.967742                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.217947                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.217947                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.217948                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.217948                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 68843.106331                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 68843.106331                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 98006.996146                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 98006.996146                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data  6554.933333                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6554.933333                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data   840.909091                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total   840.909091                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 69069.907937                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 69069.907937                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 69068.910456                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 69068.910456                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse          43.806916                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs            140969                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs         2659.792453                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst    43.806916                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.085560                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.085560                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses          282129                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses         282129                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst       140969                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total        140969                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst       140969                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total         140969                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst       140969                       # number of overall hits
system.cpu21.icache.overall_hits::total        140969                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           69                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           69                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           69                       # number of overall misses
system.cpu21.icache.overall_misses::total           69                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      3466160                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      3466160                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      3466160                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      3466160                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      3466160                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      3466160                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst       141038                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total       141038                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst       141038                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total       141038                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst       141038                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total       141038                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.000489                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.000489                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 50234.202899                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 50234.202899                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 50234.202899                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 50234.202899                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 50234.202899                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 50234.202899                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           16                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           16                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           16                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           53                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           53                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           53                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      2618808                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      2618808                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      2618808                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      2618808                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      2618808                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      2618808                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 49411.471698                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 49411.471698                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 49411.471698                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 49411.471698                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 49411.471698                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 49411.471698                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                136866                       # Number of BP lookups
system.cpu22.branchPred.condPredicted          134052                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect             898                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups             104440                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                103057                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           98.675795                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                  1459                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                        2509195                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles           142685                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                      1298965                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                    136866                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches           104516                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                     2362184                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                  2371                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                  140922                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples          2506062                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            0.523499                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           1.721624                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                2247926     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                  25725      1.03%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                  25678      1.02%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                  26598      1.06%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                  25317      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                  25646      1.02%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                  25554      1.02%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                  56721      2.26%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  46897      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total            2506062                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.054546                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      0.517682                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                  48962                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles             2294875                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                    8772                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles              152297                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                 1156                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved               1254                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts              1266826                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                 1156                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  78148                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles               1615568                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles        12713                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                   87350                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles              711127                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts              1260800                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents               665929                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                  989                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands           1799794                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups             6197690                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups        2013129                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps             1763227                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                  36566                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts              310                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts          309                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                  963706                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads             301200                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores              7108                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads            3593                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores           1418                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                  1258971                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded               593                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                 2240469                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued            2275                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined         20015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined        87793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples      2506062                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       0.894020                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.942306                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0           1259486     50.26%     50.26% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1            252683     10.08%     60.34% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2            993893     39.66%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total       2506062                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              739520     33.01%     33.01% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult             196612      8.78%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.78% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead            1297610     57.92%     99.70% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite              6727      0.30%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total              2240469                       # Type of FU issued
system.cpu22.iq.rate                         0.892904                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads          6989273                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes         1279587                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses      1241389                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses              2240469                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads         2687                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          450                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked       999203                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                 1156                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles                947735                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles               63586                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts           1259567                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts              301200                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts               7108                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts              296                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                  357                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                 150                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          806                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts                877                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts             2240133                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts             1297311                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             334                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                    1304024                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                 125941                       # Number of branches executed
system.cpu22.iew.exec_stores                     6713                       # Number of stores executed
system.cpu22.iew.exec_rate                   0.892770                       # Inst execution rate
system.cpu22.iew.wb_sent                      1241681                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                     1241389                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  857673                       # num instructions producing a value
system.cpu22.iew.wb_consumers                 1318008                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     0.494736                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.650734                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts         19953                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls           577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             869                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples      2502729                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     0.495279                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     1.125818                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0      1922242     76.81%     76.81% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1       264769     10.58%     87.39% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2       144593      5.78%     93.16% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3        84165      3.36%     96.53% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4         8971      0.36%     96.88% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5        74984      3.00%     99.88% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6          568      0.02%     99.90% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7          609      0.02%     99.93% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8         1828      0.07%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total      2502729                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts            1230853                       # Number of instructions committed
system.cpu22.commit.committedOps              1239549                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                       305171                       # Number of memory references committed
system.cpu22.commit.loads                      298513                       # Number of loads committed
system.cpu22.commit.membars                       289                       # Number of memory barriers committed
system.cpu22.commit.branches                   125597                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                 1115365                       # Number of committed integer instructions.
system.cpu22.commit.function_calls                851                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         737767     59.52%     59.52% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult        196611     15.86%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead        298513     24.08%     99.46% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite         6658      0.54%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total         1239549                       # Class of committed instruction
system.cpu22.commit.bw_lim_events                1828                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                    3756776                       # The number of ROB reads
system.cpu22.rob.rob_writes                   2522405                       # The number of ROB writes
system.cpu22.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          3133                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     415549                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                   1230853                       # Number of Instructions Simulated
system.cpu22.committedOps                     1239549                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             2.038582                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       2.038582                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             0.490537                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       0.490537                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                3185167                       # number of integer regfile reads
system.cpu22.int_regfile_writes               1025475                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                 7616994                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 740567                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                328460                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements           65710                       # number of replacements
system.cpu22.dcache.tags.tagsinuse         784.592509                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs            170460                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs            2.554397                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle       486929500                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data   784.592509                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.766204                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.766204                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses          677904                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses         677904                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data       164853                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total        164853                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data         5600                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total         5600                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.demand_hits::cpu22.data       170453                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total         170453                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data       170455                       # number of overall hits
system.cpu22.dcache.overall_hits::total        170455                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data       134059                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total       134059                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data         1046                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            1                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data           10                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data            6                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data       135105                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total       135105                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data       135106                       # number of overall misses
system.cpu22.dcache.overall_misses::total       135106                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data   8303519675                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total   8303519675                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data     96537639                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total     96537639                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data       132455                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total       132455                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data   8400057314                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total   8400057314                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data   8400057314                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total   8400057314                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data       298912                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total       298912                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data         6646                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total         6646                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data       305558                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total       305558                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data       305561                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total       305561                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.448490                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.448490                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.157388                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.157388                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.442158                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.442158                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.442157                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.442157                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 61939.292961                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 61939.292961                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 92292.197897                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 92292.197897                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data 13245.500000                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total 13245.500000                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 62174.288990                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 62174.288990                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 62173.828801                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 62173.828801                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs      2136136                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          339                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs           66568                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    32.089533                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          339                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks         2070                       # number of writebacks
system.cpu22.dcache.writebacks::total            2070                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data        67841                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total        67841                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          527                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data        68368                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total        68368                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data        68368                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total        68368                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data        66218                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          519                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data           10                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data        66737                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data        66738                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data   4560800666                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total   4560800666                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data     50654389                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total     50654389                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data       110545                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total       110545                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data   4611455055                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total   4611455055                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data   4611457555                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total   4611457555                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.221530                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.221530                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.078092                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.078092                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.218410                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.218410                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.218411                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.218411                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 68875.542390                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 68875.542390                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 97599.978805                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 97599.978805                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data 11054.500000                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11054.500000                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 69098.926458                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 69098.926458                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 69097.928541                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 69097.928541                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          43.844938                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs            140851                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs         2560.927273                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    43.844938                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.085635                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.085635                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses          281899                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses         281899                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst       140851                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total        140851                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst       140851                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total         140851                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst       140851                       # number of overall hits
system.cpu22.icache.overall_hits::total        140851                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           71                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           71                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           71                       # number of overall misses
system.cpu22.icache.overall_misses::total           71                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      4621686                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      4621686                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      4621686                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      4621686                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      4621686                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      4621686                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst       140922                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total       140922                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst       140922                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total       140922                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst       140922                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total       140922                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.000504                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.000504                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 65094.169014                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 65094.169014                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 65094.169014                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 65094.169014                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 65094.169014                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 65094.169014                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           16                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           16                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           16                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           55                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           55                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           55                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      3101794                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      3101794                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      3101794                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      3101794                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      3101794                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      3101794                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst 56396.254545                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total 56396.254545                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst 56396.254545                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total 56396.254545                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst 56396.254545                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total 56396.254545                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                137263                       # Number of BP lookups
system.cpu23.branchPred.condPredicted          134413                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect             906                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups             104515                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                103281                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           98.819308                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                  1474                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                        2508563                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles           142720                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                      1300660                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                    137263                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches           104755                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                     2362706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                  2387                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                  140989                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples          2506627                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            0.524103                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           1.722709                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                2248210     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                  25717      1.03%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                  25683      1.02%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                  26657      1.06%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                  25325      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                  25679      1.02%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                  25597      1.02%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                  56673      2.26%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  47086      1.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total            2506627                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.054718                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      0.518488                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                  49052                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles             2295144                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                    8825                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles              152442                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                 1164                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved               1269                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts              1268276                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                 1164                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  78317                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles               1614205                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles        13872                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                   87545                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles              711524                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts              1262228                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents               665912                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                 1431                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands           1802228                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups             6204551                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups        2014985                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps             1765411                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                  36813                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts          332                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                  964032                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads             301376                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores              7153                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads            3600                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores           1428                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                  1260295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded               623                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                 2241767                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued            2255                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined         20080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined        87887                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples      2506627                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       0.894336                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.942524                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0           1259806     50.26%     50.26% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1            251875     10.05%     60.31% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2            994946     39.69%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total       2506627                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              740605     33.04%     33.04% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult             196612      8.77%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.81% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead            1297764     57.89%     99.70% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite              6786      0.30%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total              2241767                       # Type of FU issued
system.cpu23.iq.rate                         0.893646                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads          6992414                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes         1281004                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses      1242719                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses              2241767                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads         2672                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          437                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked       999166                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                 1164                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles                946778                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles               63519                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts           1260921                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts              301376                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts               7153                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                  344                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                 145                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          809                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                886                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts             2241423                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts             1297463                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             342                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                    1304234                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                 126253                       # Number of branches executed
system.cpu23.iew.exec_stores                     6771                       # Number of stores executed
system.cpu23.iew.exec_rate                   0.893509                       # Inst execution rate
system.cpu23.iew.wb_sent                      1243010                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                     1242719                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  858756                       # num instructions producing a value
system.cpu23.iew.wb_consumers                 1320008                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     0.495391                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.650569                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts         20017                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls           603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             877                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples      2503282                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     0.495684                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     1.126508                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0      1922202     76.79%     76.79% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1       265175     10.59%     87.38% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2       144596      5.78%     93.16% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3        84229      3.36%     96.52% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4         9133      0.36%     96.89% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5        74856      2.99%     99.88% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6          572      0.02%     99.90% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7          612      0.02%     99.92% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8         1907      0.08%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total      2503282                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts            1232084                       # Number of instructions committed
system.cpu23.commit.committedOps              1240838                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                       305420                       # Number of memory references committed
system.cpu23.commit.loads                      298704                       # Number of loads committed
system.cpu23.commit.membars                       291                       # Number of memory barriers committed
system.cpu23.commit.branches                   125893                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                 1116368                       # Number of committed integer instructions.
system.cpu23.commit.function_calls                857                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         738807     59.54%     59.54% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult        196611     15.85%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead        298704     24.07%     99.46% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite         6716      0.54%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total         1240838                       # Class of committed instruction
system.cpu23.commit.bw_lim_events                1907                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                    3758577                       # The number of ROB reads
system.cpu23.rob.rob_writes                   2525124                       # The number of ROB writes
system.cpu23.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          1936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     416181                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                   1232084                       # Number of Instructions Simulated
system.cpu23.committedOps                     1240838                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             2.036032                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       2.036032                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             0.491151                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       0.491151                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                3186762                       # number of integer regfile reads
system.cpu23.int_regfile_writes               1026050                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                 7621503                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 742242                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                328719                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements           65710                       # number of replacements
system.cpu23.dcache.tags.tagsinuse         784.580720                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs            170735                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs            2.558518                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle       487248500                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data   784.580720                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.766192                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.766192                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses          678422                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses         678422                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data       165092                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total        165092                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data         5636                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total         5636                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data            4                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu23.dcache.StoreCondReq_hits::cpu23.data            1                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu23.dcache.demand_hits::cpu23.data       170728                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total         170728                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data       170730                       # number of overall hits
system.cpu23.dcache.overall_hits::total        170730                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data       133985                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total       133985                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data         1046                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            1                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data           29                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data           22                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data       135031                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total       135031                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data       135032                       # number of overall misses
system.cpu23.dcache.overall_misses::total       135032                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data   8296283897                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total   8296283897                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data     97025135                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total     97025135                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data       231829                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total       231829                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data         8000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data       257000                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::total       257000                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data   8393309032                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total   8393309032                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data   8393309032                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total   8393309032                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data       299077                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total       299077                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data         6682                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total         6682                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data       305759                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total       305759                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data       305762                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total       305762                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.447995                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.447995                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.156540                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.156540                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.878788                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data     0.956522                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total     0.956522                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.441626                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.441626                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.441625                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.441625                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 61919.497683                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 61919.497683                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 92758.255258                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 92758.255258                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data  7994.103448                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total  7994.103448                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data   363.636364                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total   363.636364                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 62158.386089                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 62158.386089                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 62157.925766                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 62157.925766                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs      2135665                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs           66573                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    32.080047                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          333                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks         2034                       # number of writebacks
system.cpu23.dcache.writebacks::total            2034                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data        67767                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total        67767                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          527                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data        68294                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total        68294                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data        68294                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total        68294                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data        66218                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          519                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data           29                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data           22                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data        66737                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data        66738                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data   4558668775                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total   4558668775                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data     50988385                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total     50988385                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data       172671                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total       172671                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data       227000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total       227000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data   4609657160                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total   4609657160                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data   4609659660                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total   4609659660                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.221408                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.221408                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.077671                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.077671                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data     0.956522                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.218267                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.218267                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.218268                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.218268                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 68843.347353                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 68843.347353                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 98243.516378                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 98243.516378                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data  5954.172414                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5954.172414                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data   227.272727                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total   227.272727                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 69071.986454                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 69071.986454                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 69070.988942                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 69070.988942                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse          43.790691                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs            140919                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs         2609.611111                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst    43.790691                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.085529                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.085529                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses          282032                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses         282032                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst       140919                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total        140919                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst       140919                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total         140919                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst       140919                       # number of overall hits
system.cpu23.icache.overall_hits::total        140919                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           70                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           70                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           70                       # number of overall misses
system.cpu23.icache.overall_misses::total           70                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      3611439                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      3611439                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      3611439                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      3611439                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      3611439                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      3611439                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst       140989                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total       140989                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst       140989                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total       140989                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst       140989                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total       140989                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.000496                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.000496                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.000496                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.000496                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.000496                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.000496                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 51591.985714                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 51591.985714                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 51591.985714                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 51591.985714                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 51591.985714                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 51591.985714                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           16                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           16                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           16                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           54                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           54                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           54                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      2548799                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      2548799                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      2548799                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      2548799                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      2548799                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      2548799                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst 47199.981481                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total 47199.981481                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst 47199.981481                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total 47199.981481                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst 47199.981481                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total 47199.981481                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                137120                       # Number of BP lookups
system.cpu24.branchPred.condPredicted          134290                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect             899                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups             104282                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                103198                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           98.960511                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                  1469                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                        2507929                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles           142669                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                      1300006                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                    137120                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches           104667                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                     2362081                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                  2375                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                  140953                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples          2505945                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            0.523965                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           1.722427                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                2247639     89.69%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                  25722      1.03%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                  25703      1.03%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                  26598      1.06%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                  25318      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                  25636      1.02%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                  25611      1.02%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                  56757      2.26%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  46961      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total            2505945                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.054675                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      0.518358                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                  48985                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles             2294610                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                    8801                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles              152391                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                 1158                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved               1258                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts              1267713                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                 1158                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  78187                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles               1614477                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles        13730                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                   87458                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles              710935                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts              1261711                       # Number of instructions processed by rename
system.cpu24.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.IQFullEvents               665919                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                  452                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands           1801362                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups             6202060                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups        2014309                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps             1764607                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                  36744                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts              329                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts          329                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                  964061                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads             301328                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores              7152                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads            3613                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores           1437                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                  1259881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded               614                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                 2241192                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued            2261                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined         20086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined        87981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples      2505945                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       0.894350                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.942316                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0           1258951     50.24%     50.24% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1            252796     10.09%     60.33% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2            994198     39.67%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total       2505945                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              740227     33.03%     33.03% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult             196612      8.77%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.80% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead            1297574     57.90%     99.70% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite              6779      0.30%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total              2241192                       # Type of FU issued
system.cpu24.iq.rate                         0.893643                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads          6990588                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes         1280588                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses      1242287                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses              2241192                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads         2680                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked       999031                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                 1158                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles                946071                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles               63427                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts           1260498                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts              301328                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts               7152                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts              315                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                  298                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                  97                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          807                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                877                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts             2240853                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts             1297274                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             337                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                    1304038                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                 126144                       # Number of branches executed
system.cpu24.iew.exec_stores                     6764                       # Number of stores executed
system.cpu24.iew.exec_rate                   0.893507                       # Inst execution rate
system.cpu24.iew.wb_sent                      1242578                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                     1242287                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  858143                       # num instructions producing a value
system.cpu24.iew.wb_consumers                 1319043                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     0.495344                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.650580                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts         20025                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls           600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             870                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples      2502607                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     0.495647                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     1.125777                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0      1921455     76.78%     76.78% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1       265243     10.60%     87.38% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2       144663      5.78%     93.16% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3        84241      3.37%     96.52% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4         9133      0.36%     96.89% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5        74877      2.99%     99.88% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6          573      0.02%     99.90% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7          614      0.02%     99.93% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8         1808      0.07%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total      2502607                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts            1231655                       # Number of instructions committed
system.cpu24.commit.committedOps              1240409                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                       305361                       # Number of memory references committed
system.cpu24.commit.loads                      298648                       # Number of loads committed
system.cpu24.commit.membars                       291                       # Number of memory barriers committed
system.cpu24.commit.branches                   125786                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                 1116046                       # Number of committed integer instructions.
system.cpu24.commit.function_calls                857                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         738437     59.53%     59.53% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult        196611     15.85%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead        298648     24.08%     99.46% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite         6713      0.54%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total         1240409                       # Class of committed instruction
system.cpu24.commit.bw_lim_events                1808                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                    3757580                       # The number of ROB reads
system.cpu24.rob.rob_writes                   2524271                       # The number of ROB writes
system.cpu24.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          1984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     416815                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                   1231655                       # Number of Instructions Simulated
system.cpu24.committedOps                     1240409                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             2.036227                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       2.036227                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             0.491104                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       0.491104                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                3186050                       # number of integer regfile reads
system.cpu24.int_regfile_writes               1025893                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                 7619631                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 741607                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                328684                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                  119                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements           65709                       # number of replacements
system.cpu24.dcache.tags.tagsinuse         784.441242                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs            170613                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs           66731                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs            2.556728                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle       486462500                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data   784.441242                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.766056                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.766056                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses          678294                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses         678294                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data       164970                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total        164970                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data         5636                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total         5636                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data            1                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu24.dcache.demand_hits::cpu24.data       170606                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total         170606                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data       170608                       # number of overall hits
system.cpu24.dcache.overall_hits::total        170608                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data       134063                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total       134063                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data         1046                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            1                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           28                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data           13                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data       135109                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total       135109                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data       135110                       # number of overall misses
system.cpu24.dcache.overall_misses::total       135110                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data   8300763447                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total   8300763447                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data     96297381                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total     96297381                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       285373                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       285373                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        25000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        25000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data       104500                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total       104500                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data   8397060828                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total   8397060828                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data   8397060828                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total   8397060828                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data       299033                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total       299033                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data         6682                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total         6682                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data       305715                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total       305715                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data       305718                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total       305718                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.448322                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.448322                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.156540                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.156540                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.441944                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.441944                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.441943                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.441943                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 61916.885696                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 61916.885696                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 92062.505736                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 92062.505736                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data 10191.892857                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total 10191.892857                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data  1923.076923                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total  1923.076923                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 62150.269989                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 62150.269989                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 62149.809992                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 62149.809992                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs      2134810                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs           66566                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    32.070577                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks         2025                       # number of writebacks
system.cpu24.dcache.writebacks::total            2025                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data        67846                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total        67846                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          527                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data        68373                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total        68373                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data        68373                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total        68373                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data        66217                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total        66217                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          519                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           28                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data           13                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data        66736                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total        66736                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data        66737                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total        66737                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data   4558444218                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total   4558444218                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data     50610881                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total     50610881                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       228627                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       228627                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data        20500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total        20500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total        89500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data   4609055099                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total   4609055099                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data   4609057599                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total   4609057599                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.221437                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.221437                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.077671                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.077671                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.218295                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.218295                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.218296                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.218296                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 68840.995787                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 68840.995787                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 97516.148362                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 97516.148362                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data  8165.250000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8165.250000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data  1576.923077                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total  1576.923077                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 69063.999925                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 69063.999925                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 69063.002517                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 69063.002517                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse          43.782410                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs            140884                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs         2608.962963                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst    43.782410                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.085513                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.085513                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses          281960                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses         281960                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst       140884                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total        140884                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst       140884                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total         140884                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst       140884                       # number of overall hits
system.cpu24.icache.overall_hits::total        140884                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           69                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           69                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           69                       # number of overall misses
system.cpu24.icache.overall_misses::total           69                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      3920184                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      3920184                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      3920184                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      3920184                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      3920184                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      3920184                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst       140953                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total       140953                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst       140953                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total       140953                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst       140953                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total       140953                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.000490                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.000490                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.000490                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.000490                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.000490                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.000490                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 56814.260870                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 56814.260870                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 56814.260870                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 56814.260870                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 56814.260870                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 56814.260870                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           15                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           15                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           15                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           54                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           54                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           54                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      2906794                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      2906794                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      2906794                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      2906794                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      2906794                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      2906794                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 53829.518519                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 53829.518519                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 53829.518519                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 53829.518519                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 53829.518519                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 53829.518519                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                135935                       # Number of BP lookups
system.cpu25.branchPred.condPredicted          133164                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect             891                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups             133137                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                102565                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           77.037187                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                  1449                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                        2507297                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles           142606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                      1295091                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                    135935                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches           104014                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                     2361525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                  2347                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                  140846                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples          2505312                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            0.522055                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           1.718708                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                2247687     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                  25751      1.03%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                  25664      1.02%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                  26615      1.06%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                  25264      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                  25610      1.02%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                  25565      1.02%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                  56757      2.27%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  46399      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total            2505312                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.054216                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      0.516529                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                  48822                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles             2294780                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                    8659                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles              151907                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                 1144                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved               1231                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts              1263013                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                 1144                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  77875                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles               1615870                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles        13679                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                   87058                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles              709686                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts              1257053                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents               664522                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                  714                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands           1793136                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups             6179475                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups        2008084                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps             1757273                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                  35860                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts              307                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts          308                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                  961773                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads             300675                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores              7044                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads            3521                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores           1381                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                  1255322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded               584                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                 2237078                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued            2230                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined         19644                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        86160                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples      2505312                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       0.892934                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.942198                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0           1260505     50.31%     50.31% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1            252536     10.08%     60.39% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2            992271     39.61%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total       2505312                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              736697     32.93%     32.93% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult             196612      8.79%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.72% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead            1297096     57.98%     99.70% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite              6673      0.30%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total              2237078                       # Type of FU issued
system.cpu25.iq.rate                         0.892227                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads          6981698                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes         1275556                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses      1238068                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses              2237078                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         2615                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          433                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked       999150                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                 1144                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles                948136                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles               63534                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts           1255909                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts              300675                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts               7044                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts              294                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                  360                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                  51                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          800                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts                870                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts             2236753                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts             1296803                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                    1303463                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                 125143                       # Number of branches executed
system.cpu25.iew.exec_stores                     6660                       # Number of stores executed
system.cpu25.iew.exec_rate                   0.892097                       # Inst execution rate
system.cpu25.iew.wb_sent                      1238356                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                     1238068                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  855286                       # num instructions producing a value
system.cpu25.iew.wb_consumers                 1313162                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     0.493786                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.651318                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts         19642                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls           569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             862                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples      2502027                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     0.494104                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     1.124759                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0      1923111     76.86%     76.86% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1       263911     10.55%     87.41% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2       144398      5.77%     93.18% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3        83907      3.35%     96.53% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4         8982      0.36%     96.89% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5        74704      2.99%     99.88% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6          563      0.02%     99.90% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7          600      0.02%     99.93% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8         1851      0.07%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total      2502027                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts            1227646                       # Number of instructions committed
system.cpu25.commit.committedOps              1236262                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                       304671                       # Number of memory references committed
system.cpu25.commit.loads                      298060                       # Number of loads committed
system.cpu25.commit.membars                       285                       # Number of memory barriers committed
system.cpu25.commit.branches                   124804                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                 1112858                       # Number of committed integer instructions.
system.cpu25.commit.function_calls                843                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         734980     59.45%     59.45% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult        196611     15.90%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead        298060     24.11%     99.47% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite         6611      0.53%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total         1236262                       # Class of committed instruction
system.cpu25.commit.bw_lim_events                1851                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                    3752492                       # The number of ROB reads
system.cpu25.rob.rob_writes                   2515099                       # The number of ROB writes
system.cpu25.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          1985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     417447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                   1227646                       # Number of Instructions Simulated
system.cpu25.committedOps                     1236262                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             2.042362                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       2.042362                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             0.489629                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       0.489629                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                3180600                       # number of integer regfile reads
system.cpu25.int_regfile_writes               1024132                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                 7605492                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 735908                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                327940                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements           65710                       # number of replacements
system.cpu25.dcache.tags.tagsinuse         784.475914                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs            169990                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs            2.547354                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle       487401000                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data   784.475914                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.766090                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.766090                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses          676904                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses         676904                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data       164430                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total        164430                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data         5553                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total         5553                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data            1                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu25.dcache.demand_hits::cpu25.data       169983                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total         169983                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data       169985                       # number of overall hits
system.cpu25.dcache.overall_hits::total        169985                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data       134031                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total       134031                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data         1046                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            1                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data            8                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data            6                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data       135077                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total       135077                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data       135078                       # number of overall misses
system.cpu25.dcache.overall_misses::total       135078                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data   8303233202                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total   8303233202                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data     95939636                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total     95939636                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data       681470                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total       681470                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        14000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data        54500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total        54500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data   8399172838                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total   8399172838                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data   8399172838                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total   8399172838                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data       298461                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total       298461                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data         6599                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total         6599                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data       305060                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total       305060                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data       305063                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total       305063                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.449074                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.449074                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.158509                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.158509                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.442788                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.442788                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.442787                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.442787                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 61950.095142                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 61950.095142                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 91720.493308                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 91720.493308                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 85183.750000                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 85183.750000                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data  2333.333333                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total  2333.333333                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 62180.629108                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 62180.629108                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 62180.168777                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 62180.168777                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs      2134895                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          331                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs           66572                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    32.068963                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          331                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks         2086                       # number of writebacks
system.cpu25.dcache.writebacks::total            2086                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data        67813                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total        67813                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          527                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data        68340                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total        68340                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data        68340                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total        68340                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data        66218                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          519                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data            8                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data            6                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data        66737                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data        66738                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data   4560309352                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total   4560309352                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data     50236386                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total     50236386                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data       665530                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total       665530                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data   4610545738                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total   4610545738                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data   4610548238                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total   4610548238                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.221865                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.221865                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.078648                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.078648                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.218767                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.218767                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.218768                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.218768                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 68868.122746                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 68868.122746                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 96794.578035                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 96794.578035                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data 83191.250000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83191.250000                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data  1583.333333                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total  1583.333333                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 69085.301077                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 69085.301077                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 69084.303365                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 69084.303365                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse          43.822797                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs            140773                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs         2469.701754                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst    43.822797                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.085591                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.085591                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses          281749                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses         281749                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst       140773                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total        140773                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst       140773                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total         140773                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst       140773                       # number of overall hits
system.cpu25.icache.overall_hits::total        140773                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           73                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           73                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           73                       # number of overall misses
system.cpu25.icache.overall_misses::total           73                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      2478678                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      2478678                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      2478678                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      2478678                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      2478678                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      2478678                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst       140846                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total       140846                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst       140846                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total       140846                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst       140846                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total       140846                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.000518                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.000518                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.000518                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.000518                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.000518                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.000518                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 33954.493151                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 33954.493151                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 33954.493151                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 33954.493151                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 33954.493151                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 33954.493151                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           16                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           16                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           16                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           57                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           57                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           57                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      1951798                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      1951798                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      1951798                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      1951798                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      1951798                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      1951798                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.000405                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.000405                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.000405                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.000405                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 34242.070175                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 34242.070175                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 34242.070175                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 34242.070175                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 34242.070175                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 34242.070175                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                136387                       # Number of BP lookups
system.cpu26.branchPred.condPredicted          133543                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect             907                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups             103639                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                102816                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           99.205897                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                  1463                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                        2506665                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles           142761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                      1297180                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                    136387                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches           104279                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                     2360505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                  2387                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                  140976                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples          2504467                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            0.523142                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           1.720812                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                2246619     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                  25648      1.02%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                  25663      1.02%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                  26628      1.06%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                  25296      1.01%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                  25656      1.02%     94.85% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                  25547      1.02%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                  56693      2.26%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  46717      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total            2504467                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.054410                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      0.517492                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                  48941                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles             2293535                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                    8781                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles              152046                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                 1164                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved               1263                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts              1264877                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                 1164                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  77995                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles               1613993                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles        13401                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                   87243                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles              710671                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts              1258811                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                  24                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents               664979                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                 1256                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands           1795955                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups             6187981                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups        2010380                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps             1759273                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                  36680                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts              317                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts          316                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                  962239                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads             300917                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores              7082                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads            3584                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores           1410                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                  1256830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded               610                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                 2238506                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued            2255                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined         20028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        87335                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples      2504467                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       0.893805                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.942255                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0           1258890     50.27%     50.27% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1            252648     10.09%     60.35% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2            992929     39.65%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total       2504467                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              737767     32.96%     32.96% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult             196612      8.78%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.74% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead            1297423     57.96%     99.70% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite              6704      0.30%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total              2238506                       # Type of FU issued
system.cpu26.iq.rate                         0.893022                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads          6983732                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes         1277479                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses      1239341                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses              2238506                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         2686                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          438                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked       999276                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                 1164                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles                946351                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles               63459                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts           1257443                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              82                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts              300917                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts               7082                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts              303                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                  316                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          805                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts                888                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts             2238160                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts             1297123                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             344                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                    1303813                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                 125441                       # Number of branches executed
system.cpu26.iew.exec_stores                     6690                       # Number of stores executed
system.cpu26.iew.exec_rate                   0.892884                       # Inst execution rate
system.cpu26.iew.wb_sent                      1239631                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                     1239341                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  856210                       # num instructions producing a value
system.cpu26.iew.wb_consumers                 1314944                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     0.494418                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.651138                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts         19956                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls           584                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             878                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples      2501137                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     0.494740                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     1.125062                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0      1921515     76.83%     76.83% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1       264347     10.57%     87.39% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2       144493      5.78%     93.17% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3        84002      3.36%     96.53% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4         9073      0.36%     96.89% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5        74715      2.99%     99.88% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6          563      0.02%     99.90% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7          604      0.02%     99.93% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8         1825      0.07%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total      2501137                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts            1228750                       # Number of instructions committed
system.cpu26.commit.committedOps              1237412                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                       304875                       # Number of memory references committed
system.cpu26.commit.loads                      298231                       # Number of loads committed
system.cpu26.commit.membars                       288                       # Number of memory barriers committed
system.cpu26.commit.branches                   125074                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                 1113745                       # Number of committed integer instructions.
system.cpu26.commit.function_calls                847                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         735926     59.47%     59.47% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult        196611     15.89%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.36% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead        298231     24.10%     99.46% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite         6644      0.54%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total         1237412                       # Class of committed instruction
system.cpu26.commit.bw_lim_events                1825                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                    3753066                       # The number of ROB reads
system.cpu26.rob.rob_writes                   2518145                       # The number of ROB writes
system.cpu26.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     418079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                   1228750                       # Number of Instructions Simulated
system.cpu26.committedOps                     1237412                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             2.040012                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       2.040012                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             0.490193                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       0.490193                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                3182438                       # number of integer regfile reads
system.cpu26.int_regfile_writes               1024666                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                 7610298                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 737601                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                328142                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   75                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements           65710                       # number of replacements
system.cpu26.dcache.tags.tagsinuse         784.661407                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs            170160                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs            2.549901                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle       486582500                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data   784.661407                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.766271                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.766271                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses          677360                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses         677360                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data       164576                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total        164576                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data         5577                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total         5577                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.LoadLockedReq_hits::cpu26.data            2                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu26.dcache.StoreCondReq_hits::cpu26.data            1                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu26.dcache.demand_hits::cpu26.data       170153                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total         170153                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data       170155                       # number of overall hits
system.cpu26.dcache.overall_hits::total        170155                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data       134061                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total       134061                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data         1046                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            1                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data           18                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data           13                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data       135107                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total       135107                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data       135108                       # number of overall misses
system.cpu26.dcache.overall_misses::total       135108                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data   8299280578                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total   8299280578                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data     98456142                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total     98456142                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data       166385                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total       166385                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data         8000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data       141500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total       141500                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data   8397736720                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total   8397736720                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data   8397736720                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total   8397736720                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data       298637                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total       298637                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data         6623                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total         6623                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data       305260                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total       305260                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data       305263                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total       305263                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.448910                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.448910                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.157934                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.157934                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data     0.928571                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total     0.928571                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.442596                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.442596                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.442595                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.442595                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 61906.748256                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 61906.748256                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 94126.330784                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 94126.330784                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data  9243.611111                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total  9243.611111                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data   615.384615                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total   615.384615                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 62156.192647                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 62156.192647                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 62155.732599                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 62155.732599                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs      2134301                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          335                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs           66576                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    32.058114                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets   167.500000                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks         2039                       # number of writebacks
system.cpu26.dcache.writebacks::total            2039                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data        67843                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total        67843                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          527                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data        68370                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total        68370                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data        68370                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total        68370                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data        66218                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          519                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data           18                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data           13                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data        66737                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data        66738                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data   4558041630                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total   4558041630                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data     51418142                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total     51418142                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data       130615                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total       130615                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data       125000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total       125000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data   4609459772                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total   4609459772                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data   4609462272                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total   4609462272                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.221734                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.221734                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.078363                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.078363                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data     0.928571                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.218623                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.218623                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.218625                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.218625                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 68833.876438                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 68833.876438                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 99071.564547                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 99071.564547                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data  7256.388889                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7256.388889                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data   384.615385                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total   384.615385                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 69069.028755                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 69069.028755                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 69068.031287                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 69068.031287                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse          43.765561                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs            140904                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs         2609.333333                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst    43.765561                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.085480                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.085480                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses          282006                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses         282006                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst       140904                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total        140904                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst       140904                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total         140904                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst       140904                       # number of overall hits
system.cpu26.icache.overall_hits::total        140904                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           72                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           72                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           72                       # number of overall misses
system.cpu26.icache.overall_misses::total           72                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      4015997                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      4015997                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      4015997                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      4015997                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      4015997                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      4015997                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst       140976                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total       140976                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst       140976                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total       140976                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst       140976                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total       140976                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.000511                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.000511                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.000511                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.000511                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.000511                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 55777.736111                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 55777.736111                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 55777.736111                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 55777.736111                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 55777.736111                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 55777.736111                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           18                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           18                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           18                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           54                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           54                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           54                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      2497004                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      2497004                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      2497004                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      2497004                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      2497004                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      2497004                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 46240.814815                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 46240.814815                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 46240.814815                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 46240.814815                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 46240.814815                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 46240.814815                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                136596                       # Number of BP lookups
system.cpu27.branchPred.condPredicted          133792                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect             893                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups             133695                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                102900                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           76.966229                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                  1468                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                        2506033                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles           142714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                      1297923                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                    136596                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches           104368                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                     2359828                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                  2359                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                  140934                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples          2503729                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            0.523556                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           1.721560                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                2245733     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                  25776      1.03%     90.73% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                  25647      1.02%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                  26601      1.06%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                  25256      1.01%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                  25623      1.02%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                  25543      1.02%     95.86% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                  56828      2.27%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  46722      1.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total            2503729                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.054507                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      0.517919                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                  48987                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles             2292658                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                    8772                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles              152162                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                 1150                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved               1249                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts              1265710                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                 1150                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  78117                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles               1613216                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles        12430                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                   87308                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles              711508                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts              1259713                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents               665260                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                 2100                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands           1797761                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups             6192384                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups        2011666                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps             1760756                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                  37001                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts              305                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts          305                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                  962666                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads             301091                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores              7093                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads            3570                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores           1395                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                  1257936                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded               583                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                 2239132                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued            2301                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined         20307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        88172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples      2503729                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       0.894319                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.942478                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0           1258266     50.26%     50.26% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1            251794     10.06%     60.31% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2            993669     39.69%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total       2503729                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              738534     32.98%     32.98% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult             196612      8.78%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.76% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead            1297283     57.94%     99.70% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite              6703      0.30%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total              2239132                       # Type of FU issued
system.cpu27.iq.rate                         0.893497                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads          6984292                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes         1278833                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses      1240256                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses              2239132                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         2756                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          445                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked       999002                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                 1150                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles                944766                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles               64489                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts           1258522                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts              301091                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts               7093                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts              290                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                  339                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                1158                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          802                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts                873                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts             2238791                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts             1296973                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             339                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                    1303665                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                 125641                       # Number of branches executed
system.cpu27.iew.exec_stores                     6692                       # Number of stores executed
system.cpu27.iew.exec_rate                   0.893361                       # Inst execution rate
system.cpu27.iew.wb_sent                      1240553                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                     1240256                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  856893                       # num instructions producing a value
system.cpu27.iew.wb_consumers                 1316487                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     0.494908                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.650894                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts         20247                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls           571                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts             864                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples      2500366                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     0.495212                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     1.125779                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0      1920484     76.81%     76.81% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1       264466     10.58%     87.39% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2       144500      5.78%     93.16% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3        84063      3.36%     96.53% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4         9070      0.36%     96.89% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5        74749      2.99%     99.88% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6          566      0.02%     99.90% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7          608      0.02%     99.93% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8         1860      0.07%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total      2500366                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts            1229525                       # Number of instructions committed
system.cpu27.commit.committedOps              1238212                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                       304983                       # Number of memory references committed
system.cpu27.commit.loads                      298335                       # Number of loads committed
system.cpu27.commit.membars                       288                       # Number of memory barriers committed
system.cpu27.commit.branches                   125267                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                 1114357                       # Number of committed integer instructions.
system.cpu27.commit.function_calls                850                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         736618     59.49%     59.49% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult        196611     15.88%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead        298335     24.09%     99.46% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite         6648      0.54%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total         1238212                       # Class of committed instruction
system.cpu27.commit.bw_lim_events                1860                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                    3753338                       # The number of ROB reads
system.cpu27.rob.rob_writes                   2520349                       # The number of ROB writes
system.cpu27.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          2304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     418711                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                   1229525                       # Number of Instructions Simulated
system.cpu27.committedOps                     1238212                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             2.038212                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       2.038212                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             0.490626                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       0.490626                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                3183376                       # number of integer regfile reads
system.cpu27.int_regfile_writes               1025073                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                 7612557                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 738897                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                328312                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements           65710                       # number of replacements
system.cpu27.dcache.tags.tagsinuse         784.342605                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs            170349                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs            2.552733                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle       487263500                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data   784.342605                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.765960                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.765960                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses          677603                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses         677603                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data       164747                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total        164747                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data         5595                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total         5595                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data            2                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu27.dcache.StoreCondReq_hits::cpu27.data            1                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu27.dcache.demand_hits::cpu27.data       170342                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total         170342                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data       170344                       # number of overall hits
system.cpu27.dcache.overall_hits::total        170344                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data       134031                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total       134031                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data         1046                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            1                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data            3                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data            3                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data       135077                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total       135077                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data       135078                       # number of overall misses
system.cpu27.dcache.overall_misses::total       135078                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data   8293618938                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total   8293618938                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data     98652639                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total     98652639                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data        31500                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total        31500                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data         8000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data   8392271577                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total   8392271577                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data   8392271577                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total   8392271577                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data       298778                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total       298778                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data         6641                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total         6641                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data       305419                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total       305419                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data       305422                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total       305422                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.448597                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.448597                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.157506                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.157506                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.442268                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.442268                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.442267                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.442267                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 61878.363498                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 61878.363498                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 94314.186424                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 94314.186424                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data        10500                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data  2666.666667                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 62129.537797                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 62129.537797                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 62129.077844                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 62129.077844                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs      2135350                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs           66574                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    32.074834                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks         1988                       # number of writebacks
system.cpu27.dcache.writebacks::total            1988                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data        67813                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total        67813                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          527                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data        68340                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total        68340                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data        68340                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total        68340                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data        66218                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          519                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data            3                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data            3                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data        66737                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data        66738                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data   4556235025                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total   4556235025                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data     51572139                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total     51572139                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data   4607807164                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total   4607807164                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data   4607809664                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total   4607809664                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.221629                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.221629                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.078151                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.078151                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.218510                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.218510                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.218511                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.218511                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 68806.593751                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 68806.593751                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 99368.283237                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 99368.283237                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 69044.265760                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 69044.265760                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 69043.268663                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 69043.268663                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse          43.805057                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs            140867                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs         2471.350877                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst    43.805057                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.085557                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.085557                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses          281925                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses         281925                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst       140867                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total        140867                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst       140867                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total         140867                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst       140867                       # number of overall hits
system.cpu27.icache.overall_hits::total        140867                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           67                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           67                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           67                       # number of overall misses
system.cpu27.icache.overall_misses::total           67                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      2986738                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      2986738                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      2986738                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      2986738                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      2986738                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      2986738                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst       140934                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total       140934                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst       140934                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total       140934                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst       140934                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total       140934                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.000475                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.000475                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.000475                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.000475                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.000475                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.000475                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 44578.179104                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 44578.179104                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 44578.179104                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 44578.179104                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 44578.179104                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 44578.179104                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst           10                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst           10                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst           10                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           57                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           57                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           57                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      2796762                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      2796762                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      2796762                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      2796762                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      2796762                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      2796762                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.000404                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.000404                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.000404                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.000404                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst        49066                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total        49066                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst        49066                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total        49066                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst        49066                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total        49066                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                134733                       # Number of BP lookups
system.cpu28.branchPred.condPredicted          131972                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect             891                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups             102521                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                101956                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           99.448893                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                  1441                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                        2505399                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles           142571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                      1290460                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                    134733                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches           103397                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                     2359606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                  2339                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                  140836                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  49                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples          2503354                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            0.520561                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           1.715531                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                2246373     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                  25720      1.03%     90.76% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                  25673      1.03%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                  26556      1.06%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                  25265      1.01%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                  25625      1.02%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                  25546      1.02%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                  56815      2.27%     98.17% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  45781      1.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total            2503354                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.053777                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      0.515072                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                  48661                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles             2293559                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                    8632                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles              151362                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                 1140                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved               1242                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts              1258539                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                 1140                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  77505                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles               1614733                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles        14620                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                   86666                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles              708690                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts              1252637                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                  38                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents               662978                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                 1337                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands           1784801                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups             6157979                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups        2001992                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps             1748591                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                  36207                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts              312                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts          313                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                  958620                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads             300161                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores              7005                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads            3523                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores           1366                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                  1250810                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded               592                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                 2232351                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued            2266                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined         19961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined        86743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples      2503354                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       0.891744                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.942053                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0           1260989     50.37%     50.37% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1            252379     10.08%     60.45% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2            989986     39.55%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total       2503354                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              732738     32.82%     32.82% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult             196612      8.81%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.63% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead            1296428     58.07%     99.71% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite              6573      0.29%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total              2232351                       # Type of FU issued
system.cpu28.iq.rate                         0.891016                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads          6970320                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes         1271372                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses      1233424                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses              2232351                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads         2749                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          485                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked       999076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                 1140                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles                946368                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles               64599                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts           1251405                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts              300161                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts               7005                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts              296                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                  325                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1249                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          796                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                873                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts             2232030                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts             1296134                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             319                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                    1302695                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                 124013                       # Number of branches executed
system.cpu28.iew.exec_stores                     6561                       # Number of stores executed
system.cpu28.iew.exec_rate                   0.890888                       # Inst execution rate
system.cpu28.iew.wb_sent                      1233718                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                     1233424                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  851961                       # num instructions producing a value
system.cpu28.iew.wb_consumers                 1306371                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     0.492306                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.652159                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts         19897                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls           567                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             862                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples      2500041                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     0.492568                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     1.123173                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0      1923342     76.93%     76.93% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1       262728     10.51%     87.44% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2       144122      5.76%     93.21% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3        83560      3.34%     96.55% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4         8933      0.36%     96.91% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5        74368      2.97%     99.88% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6          550      0.02%     99.90% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7          587      0.02%     99.93% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8         1851      0.07%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total      2500041                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts            1222977                       # Number of instructions committed
system.cpu28.commit.committedOps              1231441                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                       303932                       # Number of memory references committed
system.cpu28.commit.loads                      297412                       # Number of loads committed
system.cpu28.commit.membars                       281                       # Number of memory barriers committed
system.cpu28.commit.branches                   123650                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                 1109164                       # Number of committed integer instructions.
system.cpu28.commit.function_calls                827                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         730898     59.35%     59.35% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult        196611     15.97%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead        297412     24.15%     99.47% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite         6520      0.53%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total         1231441                       # Class of committed instruction
system.cpu28.commit.bw_lim_events                1851                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                    3746005                       # The number of ROB reads
system.cpu28.rob.rob_writes                   2506058                       # The number of ROB writes
system.cpu28.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2045                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     419345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                   1222977                       # Number of Instructions Simulated
system.cpu28.committedOps                     1231441                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             2.048607                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       2.048607                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             0.488137                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       0.488137                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                3174238                       # number of integer regfile reads
system.cpu28.int_regfile_writes               1022304                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                 7589568                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 729373                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                327232                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements           65713                       # number of replacements
system.cpu28.dcache.tags.tagsinuse         784.290306                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs            169298                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs           66735                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs            2.536870                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle       486597500                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data   784.290306                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.765909                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.765909                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses          675538                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses         675538                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data       163835                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total        163835                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data         5456                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total         5456                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.LoadLockedReq_hits::cpu28.data            1                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu28.dcache.demand_hits::cpu28.data       169291                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total         169291                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data       169293                       # number of overall hits
system.cpu28.dcache.overall_hits::total        169293                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data       134028                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total       134028                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data         1046                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            1                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data           15                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data            6                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data       135074                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total       135074                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data       135075                       # number of overall misses
system.cpu28.dcache.overall_misses::total       135075                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data   8300564317                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total   8300564317                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data     98204377                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total     98204377                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data       211439                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total       211439                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        12000                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data        50500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::total        50500                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data   8398768694                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total   8398768694                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data   8398768694                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total   8398768694                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data       297863                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total       297863                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data         6502                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total         6502                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data       304365                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total       304365                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data       304368                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total       304368                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.449965                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.449965                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.160874                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.160874                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.443790                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.443790                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.443788                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.443788                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 61931.568904                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 61931.568904                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 93885.637667                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 93885.637667                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data 14095.933333                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total 14095.933333                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data         2000                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 62179.018123                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 62179.018123                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 62178.557794                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 62178.557794                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs      2135612                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs           66571                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    32.080215                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets           70                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks         2026                       # number of writebacks
system.cpu28.dcache.writebacks::total            2026                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data        67807                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total        67807                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          527                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data        68334                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total        68334                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data        68334                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total        68334                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data        66221                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total        66221                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          519                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data           15                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data            6                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data        66740                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total        66740                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data        66741                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total        66741                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data   4559225449                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total   4559225449                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data     51160877                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total     51160877                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data       178061                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total       178061                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data        46000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total        46000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data   4610386326                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total   4610386326                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data   4610388826                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total   4610388826                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.222320                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.222320                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.079822                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.079822                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.219276                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.219276                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.219277                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.219277                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 68848.634859                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 68848.634859                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 98575.870906                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 98575.870906                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data 11870.733333                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11870.733333                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data         1250                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 69079.807102                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 69079.807102                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 69078.809517                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 69078.809517                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse          43.787593                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs            140771                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs         2559.472727                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst    43.787593                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.085523                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.085523                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses          281727                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses         281727                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst       140771                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total        140771                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst       140771                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total         140771                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst       140771                       # number of overall hits
system.cpu28.icache.overall_hits::total        140771                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           65                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           65                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           65                       # number of overall misses
system.cpu28.icache.overall_misses::total           65                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2011000                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2011000                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2011000                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2011000                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2011000                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2011000                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst       140836                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total       140836                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst       140836                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total       140836                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst       140836                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total       140836                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.000462                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.000462                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.000462                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.000462                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.000462                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.000462                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 30938.461538                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 30938.461538                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 30938.461538                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 30938.461538                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 30938.461538                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 30938.461538                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           10                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           10                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           10                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           55                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           55                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      1858000                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      1858000                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      1858000                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      1858000                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      1858000                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      1858000                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 33781.818182                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 33781.818182                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 33781.818182                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 33781.818182                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 33781.818182                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 33781.818182                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                135054                       # Number of BP lookups
system.cpu29.branchPred.condPredicted          132287                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect             927                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups             102479                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                102112                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           99.641878                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                  1442                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                        2504967                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles           143492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                      1292943                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                    135054                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches           103554                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                     2357948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                  2415                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                  140971                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples          2502655                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            0.521722                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           1.717878                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                2245377     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                  25765      1.03%     90.75% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                  25560      1.02%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                  26586      1.06%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                  25328      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                  25579      1.02%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                  25487      1.02%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                  56867      2.27%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  46106      1.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total            2502655                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.053914                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      0.516152                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                  48832                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles             2292436                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                    8753                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles              151456                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                 1178                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved               1240                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts              1260129                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                 1178                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  77699                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles               1614382                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles        13292                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                   86796                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles              709308                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts              1253894                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents               663629                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                 1470                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands           1786707                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups             6164223                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups        2003882                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps             1749994                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                  36712                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts              300                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts          301                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                  959700                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads             300375                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores              7017                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads            3550                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores           1372                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                  1251881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded               587                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                 2232889                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued            2320                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined         20242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        87961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples      2502655                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       0.892208                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.942060                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0           1259947     50.34%     50.34% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1            252527     10.09%     60.43% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2            990181     39.57%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total       2502655                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              733441     32.85%     32.85% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult             196612      8.81%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.65% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead            1296236     58.05%     99.70% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite              6600      0.30%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total              2232889                       # Type of FU issued
system.cpu29.iq.rate                         0.891385                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads          6970751                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes         1272720                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses      1234253                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses              2232889                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             31                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         2856                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          481                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked       998761                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                 1178                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles                945181                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles               64164                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts           1252471                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts              67                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts              300375                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts               7017                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts              290                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                  329                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                 835                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          800                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts                906                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts             2232534                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts             1295936                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             353                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                    1302519                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                 124200                       # Number of branches executed
system.cpu29.iew.exec_stores                     6583                       # Number of stores executed
system.cpu29.iew.exec_rate                   0.891243                       # Inst execution rate
system.cpu29.iew.wb_sent                      1234546                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                     1234253                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  852365                       # num instructions producing a value
system.cpu29.iew.wb_consumers                 1307340                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     0.492722                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.651984                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts         20181                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls           567                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts             898                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples      2499284                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     0.493032                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     1.123222                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0      1922058     76.90%     76.90% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1       263025     10.52%     87.43% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2       144225      5.77%     93.20% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3        83637      3.35%     96.55% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4         8986      0.36%     96.90% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5        74412      2.98%     99.88% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6          556      0.02%     99.90% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7          580      0.02%     99.93% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8         1805      0.07%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total      2499284                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts            1223733                       # Number of instructions committed
system.cpu29.commit.committedOps              1232226                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                       304055                       # Number of memory references committed
system.cpu29.commit.loads                      297519                       # Number of loads committed
system.cpu29.commit.membars                       282                       # Number of memory barriers committed
system.cpu29.commit.branches                   123837                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                 1109767                       # Number of committed integer instructions.
system.cpu29.commit.function_calls                830                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         731560     59.37%     59.37% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult        196611     15.96%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead        297519     24.14%     99.47% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite         6536      0.53%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total         1232226                       # Class of committed instruction
system.cpu29.commit.bw_lim_events                1805                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                    3746350                       # The number of ROB reads
system.cpu29.rob.rob_writes                   2508250                       # The number of ROB writes
system.cpu29.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          2312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     419777                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                   1223733                       # Number of Instructions Simulated
system.cpu29.committedOps                     1232226                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             2.046988                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       2.046988                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             0.488523                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       0.488523                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                3174965                       # number of integer regfile reads
system.cpu29.int_regfile_writes               1022636                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                 7591452                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 730476                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                327386                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements           65709                       # number of replacements
system.cpu29.dcache.tags.tagsinuse         784.240715                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs            169393                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs           66731                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs            2.538445                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle       486944500                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data   784.240715                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.765860                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.765860                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses          675761                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses         675761                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data       163912                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total        163912                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data         5474                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total         5474                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.LoadLockedReq_hits::cpu29.data            1                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu29.dcache.demand_hits::cpu29.data       169386                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total         169386                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data       169388                       # number of overall hits
system.cpu29.dcache.overall_hits::total        169388                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data       134046                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total       134046                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data         1046                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            1                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data           14                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            7                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data       135092                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total       135092                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data       135093                       # number of overall misses
system.cpu29.dcache.overall_misses::total       135093                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data   8303658369                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total   8303658369                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data     99784630                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total     99784630                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data       204938                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total       204938                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data        18500                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total        18500                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data        69500                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::total        69500                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data   8403442999                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total   8403442999                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data   8403442999                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total   8403442999                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data       297958                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total       297958                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data         6520                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total         6520                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data       304478                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total       304478                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data       304481                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total       304481                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.449882                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.449882                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.160429                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.160429                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.443684                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.443684                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.443683                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.443683                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 61946.334609                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 61946.334609                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 95396.395793                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 95396.395793                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data 14638.428571                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total 14638.428571                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data  2642.857143                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total  2642.857143                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 62205.334135                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 62205.334135                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 62204.873672                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 62204.873672                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs      2136087                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets          554                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs           66569                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    32.088314                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          554                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks         2017                       # number of writebacks
system.cpu29.dcache.writebacks::total            2017                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data        67828                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total        67828                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          527                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data        68355                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total        68355                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data        68355                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total        68355                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data        66218                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total        66218                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          519                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data           14                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            7                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data        66737                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total        66737                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data        66738                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total        66738                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data   4558577288                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total   4558577288                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data     51668380                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total     51668380                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data       176062                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total       176062                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data   4610245668                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total   4610245668                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data   4610248168                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total   4610248168                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.222239                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.222239                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.079601                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.079601                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.219185                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.219185                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.219186                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.219186                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 68841.965749                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 68841.965749                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 99553.718690                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 99553.718690                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data 12575.857143                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12575.857143                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data         2000                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 69080.804771                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 69080.804771                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 69079.807126                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 69079.807126                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse          42.129047                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs            140905                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs         2609.351852                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst    42.129047                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.082283                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.082283                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses          281996                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses         281996                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst       140905                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total        140905                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst       140905                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total         140905                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst       140905                       # number of overall hits
system.cpu29.icache.overall_hits::total        140905                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           66                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           66                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           66                       # number of overall misses
system.cpu29.icache.overall_misses::total           66                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      3097250                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      3097250                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      3097250                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      3097250                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      3097250                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      3097250                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst       140971                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total       140971                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst       140971                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total       140971                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst       140971                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total       140971                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.000468                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.000468                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.000468                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst 46928.030303                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total 46928.030303                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst 46928.030303                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total 46928.030303                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst 46928.030303                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total 46928.030303                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           12                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           12                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           54                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           54                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      2370750                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      2370750                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      2370750                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      2370750                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      2370750                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      2370750                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 43902.777778                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 43902.777778                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 43902.777778                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 43902.777778                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 43902.777778                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 43902.777778                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                135415                       # Number of BP lookups
system.cpu30.branchPred.condPredicted          132687                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect             919                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups             102590                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                102319                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           99.735842                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                  1438                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                        2504333                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles           142663                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                      1294518                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                    135415                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches           103757                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                     2358068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                  2401                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                  140949                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples          2501939                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            0.522444                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           1.719102                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                2244399     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                  25772      1.03%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                  25640      1.02%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                  26595      1.06%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                  25317      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                  25643      1.02%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                  25550      1.02%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                  56680      2.27%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  46343      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total            2501939                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.054072                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      0.516911                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                  48792                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles             2291617                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                    8723                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles              151636                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                 1171                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved               1215                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts              1261295                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                  98                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                 1171                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  77814                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles               1613087                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles        13485                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                   86925                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles              709457                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts              1255131                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  72                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents               664027                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                 1516                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands           1789213                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups             6170260                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups        2005584                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps             1752437                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                  36765                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts              314                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts          314                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                  959889                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads             300552                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores              6991                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads            3575                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores           1386                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                  1253166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded               603                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                 2234551                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued            2285                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined         20121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        87493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples      2501939                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       0.893128                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.942285                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0           1258720     50.31%     50.31% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1            251887     10.07%     60.38% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2            991332     39.62%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total       2501939                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              734609     32.88%     32.88% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult             196612      8.80%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.67% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead            1296690     58.03%     99.70% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite              6640      0.30%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total              2234551                       # Type of FU issued
system.cpu30.iq.rate                         0.892274                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads          6973324                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes         1273899                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses      1235676                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses              2234551                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             30                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         2828                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          402                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked       999029                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                 1171                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles                944783                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles               64388                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts           1253772                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              34                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts              300552                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts               6991                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts              307                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                  345                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                1039                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          801                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts                899                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts             2234205                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts             1296392                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             344                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                    1303014                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                 124531                       # Number of branches executed
system.cpu30.iew.exec_stores                     6622                       # Number of stores executed
system.cpu30.iew.exec_rate                   0.892136                       # Inst execution rate
system.cpu30.iew.wb_sent                      1235967                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                     1235676                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  853608                       # num instructions producing a value
system.cpu30.iew.wb_consumers                 1309620                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     0.493415                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.651798                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts         20059                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls           588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts             890                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples      2498587                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     0.493738                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     1.124090                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0      1920681     76.87%     76.87% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1       263474     10.54%     87.42% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2       144241      5.77%     93.19% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3        83717      3.35%     96.54% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4         9144      0.37%     96.91% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5        74326      2.97%     99.88% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6          557      0.02%     99.90% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7          583      0.02%     99.93% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8         1864      0.07%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total      2498587                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts            1225097                       # Number of instructions committed
system.cpu30.commit.committedOps              1233648                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                       304313                       # Number of memory references committed
system.cpu30.commit.loads                      297724                       # Number of loads committed
system.cpu30.commit.membars                       284                       # Number of memory barriers committed
system.cpu30.commit.branches                   124167                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                 1110869                       # Number of committed integer instructions.
system.cpu30.commit.function_calls                836                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         732724     59.39%     59.39% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult        196611     15.94%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead        297724     24.13%     99.47% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite         6589      0.53%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total         1233648                       # Class of committed instruction
system.cpu30.commit.bw_lim_events                1864                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                    3746868                       # The number of ROB reads
system.cpu30.rob.rob_writes                   2510831                       # The number of ROB writes
system.cpu30.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     420411                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                   1225097                       # Number of Instructions Simulated
system.cpu30.committedOps                     1233648                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             2.044192                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       2.044192                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             0.489191                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       0.489191                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                3177166                       # number of integer regfile reads
system.cpu30.int_regfile_writes               1023242                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                 7597146                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 732373                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                327656                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                  131                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements           65707                       # number of replacements
system.cpu30.dcache.tags.tagsinuse         784.048750                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs            169611                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs           66729                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs            2.541788                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle       487408500                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data   784.048750                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.765673                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.765673                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses          676260                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses         676260                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data       164094                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total        164094                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data         5510                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total         5510                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.LoadLockedReq_hits::cpu30.data            3                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu30.dcache.demand_hits::cpu30.data       169604                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total         169604                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data       169606                       # number of overall hits
system.cpu30.dcache.overall_hits::total        169606                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data       134041                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total       134041                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data         1046                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            1                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data           29                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data           16                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data       135087                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total       135087                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data       135088                       # number of overall misses
system.cpu30.dcache.overall_misses::total       135088                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data   8291726951                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total   8291726951                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data     96859134                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total     96859134                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data       229396                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total       229396                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        23000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        23000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data       172000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total       172000                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data   8388586085                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total   8388586085                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data   8388586085                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total   8388586085                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data       298135                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total       298135                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data         6556                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total         6556                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data       304691                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total       304691                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data       304694                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total       304694                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.449598                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.449598                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.159549                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.159549                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.443357                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.443357                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.443356                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.443356                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 61859.632135                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 61859.632135                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 92599.554493                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 92599.554493                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data  7910.206897                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total  7910.206897                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data  1437.500000                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total  1437.500000                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 62097.656214                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 62097.656214                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 62097.196531                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 62097.196531                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs      2134005                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs           66570                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    32.056557                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks         1979                       # number of writebacks
system.cpu30.dcache.writebacks::total            1979                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data        67826                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total        67826                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          527                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data        68353                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total        68353                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data        68353                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total        68353                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data        66215                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total        66215                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          519                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data           29                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data           16                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data        66734                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total        66734                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data        66735                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total        66735                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data   4556367703                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total   4556367703                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data     50542634                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total     50542634                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data       174104                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total       174104                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total        18500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data       152500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total       152500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data   4606910337                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total   4606910337                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data   4606912837                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total   4606912837                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.222097                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.222097                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.079164                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.079164                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.219022                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.219022                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.219023                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.219023                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 68811.714914                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 68811.714914                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 97384.651252                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 97384.651252                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data  6003.586207                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6003.586207                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data  1156.250000                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total  1156.250000                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 69033.930785                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 69033.930785                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 69032.933798                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 69032.933798                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse          40.503352                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs            140884                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs         2608.962963                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst    40.503352                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.079108                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.079108                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses          281952                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses         281952                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst       140884                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total        140884                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst       140884                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total         140884                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst       140884                       # number of overall hits
system.cpu30.icache.overall_hits::total        140884                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           65                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           65                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           65                       # number of overall misses
system.cpu30.icache.overall_misses::total           65                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      2997983                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      2997983                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      2997983                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      2997983                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      2997983                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      2997983                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst       140949                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total       140949                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst       140949                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total       140949                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst       140949                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total       140949                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.000461                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.000461                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.000461                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.000461                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.000461                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.000461                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 46122.815385                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 46122.815385                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 46122.815385                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 46122.815385                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 46122.815385                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 46122.815385                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           11                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           11                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           54                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           54                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           54                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      2688517                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      2688517                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      2688517                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      2688517                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      2688517                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      2688517                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 49787.351852                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 49787.351852                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 49787.351852                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 49787.351852                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 49787.351852                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 49787.351852                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                135260                       # Number of BP lookups
system.cpu31.branchPred.condPredicted          132488                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect             909                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups             132484                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                102199                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           77.140636                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                  1481                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                        2503487                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles           142691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                      1293064                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                    135260                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches           103680                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                     2357124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                  2379                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                  140955                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples          2501012                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            0.522101                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           1.718245                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                2243620     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                  25721      1.03%     90.74% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                  25770      1.03%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                  26554      1.06%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                  25270      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                  25675      1.03%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                  25562      1.02%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                  56688      2.27%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  46152      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total            2501012                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.054029                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      0.516505                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                  48798                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles             2290826                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                    8625                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles              151605                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                 1158                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved               1192                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts              1260194                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                 1158                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  77740                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles               1613179                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles        13351                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                   86723                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles              708861                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts              1254178                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents               663711                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                  836                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands           1787949                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups             6165696                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups        2004310                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps             1751974                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                  35975                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts              307                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts          308                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                  960056                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads             300415                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores              6913                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads            3514                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores           1371                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                  1252377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded               603                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                 2233951                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued            2220                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined         19615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined        85466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples      2501012                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       0.893219                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.942244                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0           1258017     50.30%     50.30% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1            252039     10.08%     60.38% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2            990956     39.62%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total       2501012                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              734291     32.87%     32.87% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult             196612      8.80%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.67% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead            1296413     58.03%     99.70% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite              6635      0.30%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total              2233951                       # Type of FU issued
system.cpu31.iq.rate                         0.892336                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads          6971134                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes         1272606                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses      1235292                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses              2233951                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             24                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads         2743                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          335                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked       998848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                 1158                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles                944243                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles               64247                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts           1252983                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              61                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts              300415                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts               6913                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts              304                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                  361                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                 870                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          799                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                893                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts             2233614                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts             1296113                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             337                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                    1302740                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                 124448                       # Number of branches executed
system.cpu31.iew.exec_stores                     6627                       # Number of stores executed
system.cpu31.iew.exec_rate                   0.892201                       # Inst execution rate
system.cpu31.iew.wb_sent                      1235588                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                     1235292                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  853179                       # num instructions producing a value
system.cpu31.iew.wb_consumers                 1308951                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     0.493429                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.651804                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts         19619                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls           577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             878                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples      2497721                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     0.493796                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     1.123746                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0      1919841     76.86%     76.86% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1       263425     10.55%     87.41% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2       144294      5.78%     93.19% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3        83738      3.35%     96.54% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4         9076      0.36%     96.90% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5        74420      2.98%     99.88% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6          555      0.02%     99.91% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7          572      0.02%     99.93% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8         1800      0.07%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total      2497721                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts            1224822                       # Number of instructions committed
system.cpu31.commit.committedOps              1233365                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                       304250                       # Number of memory references committed
system.cpu31.commit.loads                      297672                       # Number of loads committed
system.cpu31.commit.membars                       283                       # Number of memory barriers committed
system.cpu31.commit.branches                   124099                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                 1110652                       # Number of committed integer instructions.
system.cpu31.commit.function_calls                835                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         732504     59.39%     59.39% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult        196611     15.94%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.33% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead        297672     24.13%     99.47% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite         6578      0.53%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total         1233365                       # Class of committed instruction
system.cpu31.commit.bw_lim_events                1800                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                    3745330                       # The number of ROB reads
system.cpu31.rob.rob_writes                   2509260                       # The number of ROB writes
system.cpu31.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     421257                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                   1224822                       # Number of Instructions Simulated
system.cpu31.committedOps                     1233365                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             2.043960                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       2.043960                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             0.489246                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       0.489246                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                3176385                       # number of integer regfile reads
system.cpu31.int_regfile_writes               1023043                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                 7595136                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 731919                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                343311                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements           65710                       # number of replacements
system.cpu31.dcache.tags.tagsinuse         784.146296                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs            169543                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs           66732                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs            2.540655                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle       486494500                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data   784.146296                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.765768                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.765768                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::2          823                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses          676080                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses         676080                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data       164025                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total        164025                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data         5510                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total         5510                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            1                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data       169535                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total         169535                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data       169537                       # number of overall hits
system.cpu31.dcache.overall_hits::total        169537                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data       134042                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total       134042                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data         1046                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            1                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data           20                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data           12                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data       135088                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total       135088                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data       135089                       # number of overall misses
system.cpu31.dcache.overall_misses::total       135089                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data   8293621955                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total   8293621955                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data     96004369                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total     96004369                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data       219890                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total       219890                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        30500                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        30500                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data       104000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total       104000                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data   8389626324                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total   8389626324                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data   8389626324                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total   8389626324                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data       298067                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total       298067                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data         6556                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total         6556                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data       304623                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total       304623                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data       304626                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total       304626                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.449704                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.449704                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.159549                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.159549                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.443460                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.443460                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.443459                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.443459                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 61873.308030                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 61873.308030                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 91782.379541                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 91782.379541                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data 10994.500000                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total 10994.500000                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data  2541.666667                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total  2541.666667                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 62104.896986                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 62104.896986                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 62104.437252                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 62104.437252                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs      2134887                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs           66570                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    32.069806                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks         1978                       # number of writebacks
system.cpu31.dcache.writebacks::total            1978                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data        67828                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total        67828                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          526                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          526                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data        68354                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total        68354                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data        68354                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total        68354                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data        66214                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total        66214                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          520                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data           20                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data           12                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data        66734                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total        66734                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data        66735                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total        66735                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data   4556079208                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total   4556079208                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data     50586369                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total     50586369                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data       180110                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total       180110                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data        26000                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total        26000                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total        90500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data   4606665577                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total   4606665577                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data   4606668077                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total   4606668077                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.222145                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.222145                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.079317                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.079317                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.219071                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.219071                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.219072                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.219072                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 68808.397137                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 68808.397137                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 97281.478846                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 97281.478846                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data  9005.500000                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9005.500000                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data  2166.666667                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total  2166.666667                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 69030.263089                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 69030.263089                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 69029.266157                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 69029.266157                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse          38.773559                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs            140892                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs         2658.339623                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst    38.773559                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.075730                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.075730                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses          281963                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses         281963                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst       140892                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total        140892                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst       140892                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total         140892                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst       140892                       # number of overall hits
system.cpu31.icache.overall_hits::total        140892                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           63                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           63                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           63                       # number of overall misses
system.cpu31.icache.overall_misses::total           63                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      3816001                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      3816001                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      3816001                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      3816001                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      3816001                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      3816001                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst       140955                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total       140955                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst       140955                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total       140955                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst       140955                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total       140955                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.000447                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.000447                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.000447                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.000447                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.000447                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.000447                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 60571.444444                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 60571.444444                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 60571.444444                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 60571.444444                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 60571.444444                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 60571.444444                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst           10                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst           10                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst           10                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           53                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           53                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           53                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      3625999                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      3625999                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      3625999                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      3625999                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      3625999                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      3625999                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 68415.075472                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 68415.075472                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 68415.075472                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 68415.075472                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 68415.075472                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 68415.075472                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1187                       # number of replacements
system.l2.tags.tagsinuse                  4872.572218                       # Cycle average of tags in use
system.l2.tags.total_refs                     1094026                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    141.548195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4275.144289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      456.260399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       97.760485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       20.686296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.910838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.485829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.861959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        2.637389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.061815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        0.544052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        0.604304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.002475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        0.189875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        0.652018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        2.566707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        0.002874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        0.604989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        4.275572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        1.093645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        0.002696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        0.046916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.853323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        0.048059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu16.data        0.047378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu17.data        0.002663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu18.data        0.048391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu19.inst        0.853336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu19.data        0.248891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu20.inst        0.093739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu20.data        0.240397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu21.data        0.000428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu22.data        0.046891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.data        0.002698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu24.data        0.194684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu25.data        0.666687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu26.data        0.206104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu27.inst        0.003315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu27.data        0.003276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu28.data        0.649979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu29.inst        0.854439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu29.data        0.062361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu30.data        0.191724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.855655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.data        0.002380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.130467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.013924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu16.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu17.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu18.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu19.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu19.data       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu20.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu20.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu21.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu22.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu24.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu25.data       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu26.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu27.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu27.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu28.data       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu29.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu29.data       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu30.data       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.148699                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6542                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4592                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.199646                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9040251                       # Number of tag accesses
system.l2.tags.data_accesses                  9040251                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                134                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data              58526                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data              30855                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data              30678                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data              30614                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data              30722                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data              30603                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data              30690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data              30673                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data              30595                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data              30762                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data              30609                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data              30520                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data              30672                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data              30644                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data              30589                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data              30931                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data              30746                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data              30561                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data              30546                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data              30725                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data              30728                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data              30671                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data              30551                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data              30710                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data              30657                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data              30717                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data              30546                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data              30665                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data              30717                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data              30872                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data              30630                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data              30691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1011039                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            93575                       # number of Writeback hits
system.l2.Writeback_hits::total                 93575                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu30.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data              473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14360                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 134                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               58999                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               31303                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               31126                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               31062                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               31170                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               31051                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               31138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               31121                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               31043                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               31210                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               31057                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               30968                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               31120                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               31092                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               31037                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               31379                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data               31194                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data               31009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data               30994                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data               31173                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data               31176                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data               31119                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data               30999                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data               31158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data               31105                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data               31165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data               30994                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data               31113                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data               31165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data               31320                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data               31078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data               31138                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1025399                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                134                       # number of overall hits
system.l2.overall_hits::cpu00.data              58999                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 20                       # number of overall hits
system.l2.overall_hits::cpu01.data              31303                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 35                       # number of overall hits
system.l2.overall_hits::cpu02.data              31126                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu03.data              31062                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu04.data              31170                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu05.data              31051                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu06.data              31138                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu07.data              31121                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu08.data              31043                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu09.data              31210                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu10.data              31057                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu11.data              30968                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu12.data              31120                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu13.data              31092                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu14.data              31037                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data              31379                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu16.data              31194                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu17.data              31009                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu18.data              30994                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu19.data              31173                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu20.data              31176                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu21.data              31119                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu22.data              30999                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu23.data              31158                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu24.data              31105                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu25.data              31165                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu26.data              30994                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu27.data              31113                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu28.data              31165                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu29.data              31320                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu30.data              31078                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu31.data              31138                       # number of overall hits
system.l2.overall_hits::total                 1025399                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              507                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              139                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data               17                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu18.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu22.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu25.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu25.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu28.data                5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu29.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu29.data                4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu30.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   962                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           4396                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             70                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data             68                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data             69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6508                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               507                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              4535                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                74                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                69                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                70                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                73                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                71                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7470                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              507                       # number of overall misses
system.l2.overall_misses::cpu00.data             4535                       # number of overall misses
system.l2.overall_misses::cpu01.inst               32                       # number of overall misses
system.l2.overall_misses::cpu01.data               74                       # number of overall misses
system.l2.overall_misses::cpu02.inst               17                       # number of overall misses
system.l2.overall_misses::cpu02.data               87                       # number of overall misses
system.l2.overall_misses::cpu03.inst               12                       # number of overall misses
system.l2.overall_misses::cpu03.data               77                       # number of overall misses
system.l2.overall_misses::cpu04.inst               12                       # number of overall misses
system.l2.overall_misses::cpu04.data               71                       # number of overall misses
system.l2.overall_misses::cpu05.inst                1                       # number of overall misses
system.l2.overall_misses::cpu05.data               72                       # number of overall misses
system.l2.overall_misses::cpu06.inst                1                       # number of overall misses
system.l2.overall_misses::cpu06.data               70                       # number of overall misses
system.l2.overall_misses::cpu07.inst                1                       # number of overall misses
system.l2.overall_misses::cpu07.data               72                       # number of overall misses
system.l2.overall_misses::cpu08.inst                1                       # number of overall misses
system.l2.overall_misses::cpu08.data               71                       # number of overall misses
system.l2.overall_misses::cpu09.inst                1                       # number of overall misses
system.l2.overall_misses::cpu09.data               71                       # number of overall misses
system.l2.overall_misses::cpu10.inst                9                       # number of overall misses
system.l2.overall_misses::cpu10.data               73                       # number of overall misses
system.l2.overall_misses::cpu11.inst                1                       # number of overall misses
system.l2.overall_misses::cpu11.data               73                       # number of overall misses
system.l2.overall_misses::cpu12.inst                9                       # number of overall misses
system.l2.overall_misses::cpu12.data               72                       # number of overall misses
system.l2.overall_misses::cpu13.data               70                       # number of overall misses
system.l2.overall_misses::cpu14.inst                1                       # number of overall misses
system.l2.overall_misses::cpu14.data               69                       # number of overall misses
system.l2.overall_misses::cpu15.inst                3                       # number of overall misses
system.l2.overall_misses::cpu15.data               73                       # number of overall misses
system.l2.overall_misses::cpu16.inst                8                       # number of overall misses
system.l2.overall_misses::cpu16.data               71                       # number of overall misses
system.l2.overall_misses::cpu17.inst                7                       # number of overall misses
system.l2.overall_misses::cpu17.data               73                       # number of overall misses
system.l2.overall_misses::cpu18.data               71                       # number of overall misses
system.l2.overall_misses::cpu19.inst                9                       # number of overall misses
system.l2.overall_misses::cpu19.data               72                       # number of overall misses
system.l2.overall_misses::cpu20.inst                2                       # number of overall misses
system.l2.overall_misses::cpu20.data               73                       # number of overall misses
system.l2.overall_misses::cpu21.inst               10                       # number of overall misses
system.l2.overall_misses::cpu21.data               70                       # number of overall misses
system.l2.overall_misses::cpu22.inst                9                       # number of overall misses
system.l2.overall_misses::cpu22.data               70                       # number of overall misses
system.l2.overall_misses::cpu23.inst                9                       # number of overall misses
system.l2.overall_misses::cpu23.data               73                       # number of overall misses
system.l2.overall_misses::cpu24.inst               11                       # number of overall misses
system.l2.overall_misses::cpu24.data               73                       # number of overall misses
system.l2.overall_misses::cpu25.inst                9                       # number of overall misses
system.l2.overall_misses::cpu25.data               73                       # number of overall misses
system.l2.overall_misses::cpu26.inst                1                       # number of overall misses
system.l2.overall_misses::cpu26.data               72                       # number of overall misses
system.l2.overall_misses::cpu27.inst                3                       # number of overall misses
system.l2.overall_misses::cpu27.data               73                       # number of overall misses
system.l2.overall_misses::cpu28.data               73                       # number of overall misses
system.l2.overall_misses::cpu29.inst                1                       # number of overall misses
system.l2.overall_misses::cpu29.data               72                       # number of overall misses
system.l2.overall_misses::cpu30.inst                1                       # number of overall misses
system.l2.overall_misses::cpu30.data               71                       # number of overall misses
system.l2.overall_misses::cpu31.inst                1                       # number of overall misses
system.l2.overall_misses::cpu31.data               71                       # number of overall misses
system.l2.overall_misses::total                  7470                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     39055000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11024250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3655999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data      1228000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      1812750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data      1064000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1478750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data      1521500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1201000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       117000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       833000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data      1013250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       758000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data       843500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       817500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data       924000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.data       122000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       135500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.data       249750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst      1478500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.data       854500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       771000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.data       890000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       837250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.data       255000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data        80000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       137500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        40000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       257250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data      1059750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst       648250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.data      1065250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.inst      1334750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.data      1038000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu18.data        79000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.inst       809750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.data      1121000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.inst      1024000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.data      1101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.inst      1495750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.data       732500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.inst       786750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu22.data        76500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.inst      1336750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.data       842000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.inst      1778750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.data      1097000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu25.inst       793250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu25.data       283500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.inst        53750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.data       216250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.inst       782750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.data       231250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu28.data      1179000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu29.inst       131000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu29.data       258250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.inst       780500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu30.data       862500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst        83000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.data       136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        96810999                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        92997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        92997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    325303749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      6030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      6974250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      7229000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      6936750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      6568748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data      6804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      7199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      6519000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      6469250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      6549000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      6305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      6735000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      6901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      6812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      7336250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data      6190750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data      6334750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data      6771250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data      6135500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data      7637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data      6623000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      6536500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data      6797000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data      6491750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data      6101750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      7331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      7201750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      6833250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      6937250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      6538250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data      6260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     533394247                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     39055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    336327999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3655999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      7258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      1812750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      8038250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1478750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      8750500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      7053750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      7581998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data      7648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       817500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data      8123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       136500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data      6641000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data      6719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      1478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      7403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      7195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       837250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      6990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data      6981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data      6852000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       257250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      8396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst       648250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data      7256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.inst      1334750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data      7372750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data      6850250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.inst       809750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data      7256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.inst      1024000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data      8738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.inst      1495750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data      7355500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.inst       786750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      6613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.inst      1336750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data      7639000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.inst      1778750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data      7588750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.inst       793250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data      6385250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.inst        53750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      7547250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.inst       782750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      7433000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      8012250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.inst       131000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      7195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.inst       780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      7400750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst        83000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data      6397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        630205246                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     39055000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    336327999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3655999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      7258500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      1812750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      8038250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1478750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      8750500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1201000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      7053750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       833000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      7581998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       758000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data      7648000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       817500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data      8123000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       136500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data      6641000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       135500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data      6719000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      1478500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      7403500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       771000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      7195000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       837250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      6990000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data      6981000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       137500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data      6852000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       257250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      8396000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst       648250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data      7256000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.inst      1334750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data      7372750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data      6850250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.inst       809750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data      7256500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.inst      1024000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data      8738500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.inst      1495750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data      7355500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.inst       786750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      6613000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.inst      1336750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data      7639000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.inst      1778750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data      7588750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.inst       793250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data      6385250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.inst        53750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      7547250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.inst       782750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      7433000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      8012250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.inst       131000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      7195500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.inst       780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      7400750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst        83000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data      6397000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       630205246                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data          58665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data          30861                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data          30695                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data          30623                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data          30725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data          30607                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data          30692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data          30677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data          30598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data          30765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data          30614                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data          30525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data          30676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data          30646                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data          30590                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data          30936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data          30749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data          30566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data          30548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data          30729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data          30733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data          30673                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data          30553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data          30715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data          30662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data          30722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data          30550                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data          30670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data          30722                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data          30876                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data          30633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data          30693                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1012001                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        93575                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             93575                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu30.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         4869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20868                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             641                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           63534                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           31377                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           31213                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           31139                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           31241                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           31123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           31208                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           31193                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           31114                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           31281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           31130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           31041                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           31192                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           31162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           31106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           31452                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data           31265                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data           31082                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data           31065                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data           31245                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data           31249                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data           31189                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data           31069                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data           31231                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data           31178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data           31238                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data           31066                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data           31186                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data           31238                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data           31392                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data           31149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data           31209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1032869                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            641                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          63534                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          31377                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          31213                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          31139                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          31241                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          31123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          31208                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          31193                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          31114                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          31281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          31130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          31041                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          31192                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          31162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          31106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          31452                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data          31265                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data          31082                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data          31065                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data          31245                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data          31249                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data          31189                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data          31069                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data          31231                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data          31178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data          31238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data          31066                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data          31186                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data          31238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data          31392                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data          31149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data          31209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1032869                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.790952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.002369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.615385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.000194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.326923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.000554                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.226415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.000294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.226415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.000131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.data      0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.data      0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.data      0.000164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.169811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.data      0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.000033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.056604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.000162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.148148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.data      0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.inst      0.132075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.data      0.000164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu18.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.data      0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.inst      0.188679                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu22.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.inst      0.203704                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu25.inst      0.157895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu25.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.data      0.000131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.inst      0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu28.data      0.000163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu29.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu29.data      0.000130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu30.data      0.000098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.018868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.data      0.000065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000951                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.888889                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.902855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.135135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.133462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.131783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.133721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.311865                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.790952                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.071379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.615385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.002358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.326923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.002787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.226415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.002473                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.226415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.002273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.002313                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.002243                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.002308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.002282                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.002270                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.002345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.002352                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.169811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.002308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.002246                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.002218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.056604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.002321                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.148148                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.002271                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.inst       0.132075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.002349                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.002286                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.002304                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.002336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.inst       0.188679                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.002244                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.002253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.002337                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.inst       0.203704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.002341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.inst       0.157895                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.002337                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.002318                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.inst       0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.002341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.002337                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.002294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.002279                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.002275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007232                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.790952                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.071379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.615385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.002358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.326923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.002787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.226415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.002473                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.226415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.002273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.002313                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.002243                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.002308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.002282                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.002270                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.002345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.002352                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.169811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.002308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.002246                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.002218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.056604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.002321                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.002271                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.002349                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.002286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.002304                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.002336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.inst      0.188679                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.002244                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.002253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.002337                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.inst      0.203704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.002341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.inst      0.157895                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.002337                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.002318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.inst      0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.002341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.002337                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.002294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.002279                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.002275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007232                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 77031.558185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 79311.151079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 114249.968750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 204666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 106632.352941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data 62588.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 123229.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data 169055.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 100083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        39000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst       833000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data 253312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst       758000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data       421750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst       817500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data       231000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst       136500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.data 40666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst       135500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.data        83250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst 164277.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.data       170900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst       771000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.data       178000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 93027.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.data        63750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data        40000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst       137500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        40000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        85750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data       211950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 81031.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.data 355083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.inst 190678.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.data       207600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu18.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.inst 89972.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.data       280250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.inst       512000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.data       220300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.inst       149575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.data       366250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.inst 87416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu22.data        38250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.inst 148527.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.data       168400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.inst 161704.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.data       219400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu25.inst 88138.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu25.data        56700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.inst        53750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.data 54062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.inst 260916.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.data        46250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu28.data       235800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu29.inst       131000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu29.data 64562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.inst       780500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu30.data       287500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        83000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.data        68250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 100635.134096                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 11624.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11624.625000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 73999.942903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 88683.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 99632.142857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 106308.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 102011.029412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 96599.235294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 100066.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 105867.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 95867.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 95136.029412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 96308.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 92720.588235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 99044.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 101485.294118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 100176.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 107886.029412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data 91040.441176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data 93158.088235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data 98134.057971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data 90227.941176                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data 112308.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data 97397.058824                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data        96125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data 99955.882353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 95466.911765                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data 89731.617647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data 107808.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data 105908.088235                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data 100488.970588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data 102018.382353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data 96150.735294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data 90731.884058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81959.779809                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 77031.558185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 74162.734068                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 114249.968750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 98087.837838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 106632.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 92393.678161                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 123229.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 113642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 100083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 99348.591549                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       833000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 105305.527778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst       758000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 109257.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst       817500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 112819.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst       136500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 93535.211268                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       135500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 94633.802817                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 164277.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 101417.808219                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst       771000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 98561.643836                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 93027.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 97083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 99728.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       137500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 99304.347826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        85750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 115013.698630                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 81031.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data 102197.183099                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.inst 190678.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data 100996.575342                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data 96482.394366                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.inst 89972.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data 100784.722222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.inst       512000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data 119705.479452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.inst       149575                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data 105078.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.inst 87416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data 94471.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.inst 148527.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data 104643.835616                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.inst 161704.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data 103955.479452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.inst 88138.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data 87469.178082                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.inst        53750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data 104822.916667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.inst 260916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data 101821.917808                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data 109756.849315                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.inst       131000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data 99937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.inst       780500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data 104235.915493                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        83000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data 90098.591549                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84364.825435                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 77031.558185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 74162.734068                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 114249.968750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 98087.837838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 106632.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 92393.678161                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 123229.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 113642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 100083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 99348.591549                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       833000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 105305.527778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst       758000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 109257.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst       817500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 112819.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst       136500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 93535.211268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       135500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 94633.802817                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 164277.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 101417.808219                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst       771000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 98561.643836                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 93027.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 97083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 99728.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       137500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 99304.347826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        85750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 115013.698630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 81031.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data 102197.183099                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.inst 190678.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data 100996.575342                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data 96482.394366                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.inst 89972.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data 100784.722222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.inst       512000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data 119705.479452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.inst       149575                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data 105078.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.inst 87416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data 94471.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.inst 148527.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data 104643.835616                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.inst 161704.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data 103955.479452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.inst 88138.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data 87469.178082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.inst        53750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data 104822.916667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.inst 260916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data 101821.917808                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data 109756.849315                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.inst       131000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data 99937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.inst       780500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data 104235.915493                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        83000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data 90098.591549                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84364.825435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                713                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             2405                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                      11                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      89.125000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   218.636364                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  150                       # number of writebacks
system.l2.writebacks::total                       150                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu17.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu17.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu22.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu23.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu23.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu25.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu25.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu26.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu30.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu30.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                189                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu17.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu17.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu22.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu23.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu23.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu25.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu25.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu26.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu30.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu30.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 189                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu17.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu17.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu22.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu23.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu23.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu25.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu25.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu26.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu30.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu30.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                189                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           24                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.data           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.data            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu10.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu16.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu17.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu18.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu19.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu19.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu20.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu20.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu21.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu22.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu24.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu25.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu26.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu27.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu27.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu28.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu29.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu29.data            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu30.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              773                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         4396                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           70                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data           68                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6508                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         4522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         4522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7281                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32736750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8552000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      2644500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data      1078000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.data       760500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.data      1328500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.data       139750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.data       212750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.inst       183000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu10.data        84000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.data       125000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst       563500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.data       207000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data        56000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.data        28000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.data       973250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu16.data      1002750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu17.data        82500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu18.data        55000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu19.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu19.data      1024500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu20.inst       999500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu20.data      1015000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu21.data        28000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu22.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.data        87500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu24.data        97500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu25.data       195500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu26.data       167250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu27.inst       155750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu27.data       139250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu28.data      1117000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu29.inst       119000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu29.data       208750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu30.data        55500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.data       112500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     56837500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       150005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       150005                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    270363751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      5183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      6106250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      6382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      6091250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      5725250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data      5958000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      6355500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      5678500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      5622750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      5705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      5459500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      5893000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      6053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      5967500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      6490750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data      5343750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data      5490250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data      5914750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data      5293500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data      6789500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data      5781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      5691000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data      5953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data      5647750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data      5253250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      6486000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      6356750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data      5985750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      6091250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      5693250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data      5399000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    452206251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32736750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    278915751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      2644500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      6261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      6866750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      7710500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      6146250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      5865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data      6028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      6410500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data      5733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data      5835500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data      5789500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data      5584500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      6100000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data      6109500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data      5995500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data      7464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data      6346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data      5572750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data      5969750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data      6318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.inst       999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data      7804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data      5809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      5718500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data      6041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data      5745250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data      5448750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      6653250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.inst       155750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      6496000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data      7102750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.inst       119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      6300000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      5748750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        70500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data      5511500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    509043751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32736750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    278915751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      2644500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      6261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      6866750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      7710500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      6146250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      5865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data      6028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      6410500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data      5733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data      5835500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data      5789500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data      5584500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      6100000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data      6109500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data      5995500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data      7464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data      6346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data      5572750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data      5969750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data      6318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.inst       999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data      7804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data      5809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      5718500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data      6041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data      5745250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data      5448750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      6653250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.inst       155750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      6496000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data      7102750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.inst       119000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      6300000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      5748750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        70500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data      5511500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    509043751                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.789392                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.002148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.461538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.data     0.000489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.data     0.000261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.inst     0.055556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu10.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.094340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.data     0.000097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu16.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu17.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu18.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu19.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu19.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu20.inst     0.037037                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu20.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu21.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu22.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu24.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu25.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu26.data     0.000131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu27.inst     0.035088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu27.data     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu28.data     0.000163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu29.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu29.data     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu30.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.data     0.000065                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000764                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.902855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.135135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.133462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.131783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.133721                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.311865                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.789392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.071174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.461538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.002295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.002723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.002441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.002241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.002281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.002211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.002244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.002250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.002270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.055556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.002281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.002287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.094340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.002308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.002246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.002218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.002257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.002239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.002284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.002286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.002240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.inst     0.037037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.002304                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.002212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.002221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.002273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.002245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.002305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.002318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.inst     0.035088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.002277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.002337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.002294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.002247                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.002275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.789392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.071174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.461538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.002295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.002723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.002441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.002241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.002281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.002211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.002244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.002250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.002270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.055556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.002281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.002287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.094340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.002308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.002246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.002218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.002257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.002239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.002284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.002286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.002240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.inst     0.037037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.002304                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.002212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.002221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.002273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.002245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.002305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.002318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.inst     0.035088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.002277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.002337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.002294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.002247                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.018868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.002275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007049                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64697.134387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 67873.015873                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 110187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data       269500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.data        50700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.data 166062.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.data 46583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.data 70916.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.inst        61000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu10.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.data 41666.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst       112700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.data        51750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.data 324416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu16.data       501375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu17.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu18.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu19.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu19.data       512250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu20.inst       499750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu20.data       253750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu21.data        28000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu22.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.data 29166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu24.data        48750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu25.data        48875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu26.data 41812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu27.inst        77875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu27.data 46416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu28.data       223400                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu29.inst       119000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu29.data 52187.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu30.data        27750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.data        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73528.460543                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 18750.625000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18750.625000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61502.218153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 76220.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 87232.142857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 93852.941176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 89577.205882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 84194.852941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 87617.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 93463.235294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 83507.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 82687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 83904.411765                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 80286.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 86661.764706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 89022.058824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 87757.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 95452.205882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data 78584.558824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data 80738.970588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data 85721.014493                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data 77845.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data 99845.588235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data 85014.705882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data 83691.176471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data 87551.470588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data 83055.147059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data 77253.676471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data 95382.352941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data 93481.617647                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data 88025.735294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data 89577.205882                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data 83724.264706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data 78246.376812                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69484.672864                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64697.134387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61679.732640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 110187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 86958.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 80785.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 101453.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 87803.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 82605.633803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 87362.318841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 91578.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 81907.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 82190.140845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst        61000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 81542.253521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 78654.929577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       112700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 84722.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 87278.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 86891.304348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 105126.760563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data 90664.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data 78489.436620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data 84080.985915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data 90257.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.inst       499750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data 108395.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data 84188.405797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data 82876.811594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data 85084.507042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data        82075                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data 75677.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data 92406.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.inst        77875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data 91492.957746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data 97297.945205                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.inst       119000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data        87500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data        82125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        70500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data 77626.760563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69913.988600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64697.134387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61679.732640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 110187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 86958.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 80785.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 101453.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 87803.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 82605.633803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 87362.318841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 91578.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 81907.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 82190.140845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst        61000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 81542.253521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 78654.929577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       112700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 84722.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 87278.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 86891.304348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 105126.760563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data 90664.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data 78489.436620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data 84080.985915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data 90257.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.inst       499750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data 108395.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data 84188.405797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data 82876.811594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data 85084.507042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data        82075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data 75677.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data 92406.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.inst        77875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data 91492.957746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data 97297.945205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.inst       119000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data        87500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data        82125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        70500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data 77626.760563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69913.988600                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 772                       # Transaction distribution
system.membus.trans_dist::ReadResp                771                       # Transaction distribution
system.membus.trans_dist::Writeback               150                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             87                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6507                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6507                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       475392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  475392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              121                       # Total snoops (count)
system.membus.snoop_fanout::samples              7560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7560                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9014501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38528742                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2122141                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2122138                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            93575                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            130                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20928                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20928                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       165510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       100186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       100017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side        99926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       100052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side        99928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        99985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side        99964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        99925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       100083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side        99917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side        99802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       100006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side        99934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side        99948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       100294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       100091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side        99894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side        99839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side       100083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side       100003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side       100013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side        99893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side       100054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side        99981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side       100076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side        99874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side        99918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side       100026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side       100168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side        99909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side        99954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3269875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      6024704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      2139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      2128576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      2122816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      2129920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      2121216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      2125504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      2123520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      2122048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      2132352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      2122624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      2115520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      2127232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      2123712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      2122944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      2144768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side      2132736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side      2119104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side      2117120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side      2132992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side      2128256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side      2126272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side      2120896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side      2128960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side      2124992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side      2132736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side      2118720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side      2123136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side      2128896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side      2138176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side      2120192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side      2123968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               72092288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1110540                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2237015                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63               2237015    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2237015                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1212090980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             82.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1055998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         108117597                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82951                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         100339111                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88218                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         100315507                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            86229                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        100228912                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            84945                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        100290929                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            82992                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        100246962                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            81993                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        100285932                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82246                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        100292363                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            81490                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy        100222020                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            84478                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        100255127                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            84445                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy        100236395                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            81745                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy        100249915                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            80718                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy        100285346                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            81000                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy        100288813                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            82485                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy        100262948                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            81227                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy        100343002                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            84210                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy        100385098                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            83712                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy        100419154                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            81499                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy        100232988                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            84711                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy        100329456                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            81001                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy        100290118                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            84192                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy        100307036                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            86206                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy        100290039                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            84701                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy        100312304                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            85706                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy        100306905                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            6.9                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           89702                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy       100260368                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           81496                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy       100306255                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           86738                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy       100220975                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy       100321740                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           81750                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy       100314400                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           81983                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy       100268693                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           6.9                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           79501                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy       100241432                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           6.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
