
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.576204                       # Number of seconds simulated
sim_ticks                                576203770000                       # Number of ticks simulated
final_tick                               1279766112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101465                       # Simulator instruction rate (inst/s)
host_op_rate                                   130041                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29232131                       # Simulator tick rate (ticks/s)
host_mem_usage                                9041940                       # Number of bytes of host memory used
host_seconds                                 19711.32                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2563284085                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       287872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             294784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6912                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         4498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4606                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        11996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data       499601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                511597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        11996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        11996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data       499601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               511597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4606                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4606                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 294784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  294784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   87807774500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4606                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    767.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   567.418298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.992904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           50     13.02%     13.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           22      5.73%     18.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13      3.39%     22.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      3.65%     25.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      3.12%     28.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.34%     31.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.08%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      7.29%     40.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          228     59.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          384                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     59570000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               145932500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12933.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31683.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   19063780.83                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1485120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17921400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             37740840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2824800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       123854160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        42856800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     138181378440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           138452490360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.283902                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          82246021750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      4402000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18532000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 575730433000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    111609000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      67193250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    271600750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1256640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   667920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14965440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43024800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32814900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2906880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       111329550                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        48911520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     138187831920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           138443709570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.268663                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          87745034000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4882500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18284000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 575752719750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    127373250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      56358500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    244152000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             16880                       # number of replacements
system.cpu.dcache.tags.tagsinuse           983.739862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           798950261                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          44624.120923                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      757434722500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    54.476331                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   929.263531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.053200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.907484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.960683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          951                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         813112381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        813112381                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    207840641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207840641                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    194313721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194313721                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1738503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1738503                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1266446                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1266446                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1266671                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1266671                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    402154362                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        402154362                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    403892865                       # number of overall hits
system.cpu.dcache.overall_hits::total       403892865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        10376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10376                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       109767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109767                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data         1180                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1180                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          225                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          225                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       120143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         120143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       121323                       # number of overall misses
system.cpu.dcache.overall_misses::total        121323                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    108057500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    108057500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5508506500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5508506500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2925000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2925000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5616564000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5616564000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5616564000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5616564000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    207851017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    207851017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    194423488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    194423488                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1739683                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1739683                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1266671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1266671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1266671                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1266671                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    402274505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    402274505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    404014188                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    404014188                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000050                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000565                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.000678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000678                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000178                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000178                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000299                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000299                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000300                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10414.176947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10414.176947                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 50183.629871                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50183.629871                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 46748.990786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46748.990786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 46294.305284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46294.305284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        13622                       # number of writebacks
system.cpu.dcache.writebacks::total             13622                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         6589                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6589                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        90569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        90569                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        97158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        97158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97158                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         3787                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3787                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        19198                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19198                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          997                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          997                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          225                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        22985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        22985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        23982                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23982                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     48815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     48815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    525202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    525202500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     12038500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12038500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      2700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2700000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    574018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    586056500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    586056500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.000573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12890.282546                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12890.282546                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27357.146578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27357.146578                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 12074.724173                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12074.724173                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24973.591473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24973.591473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24437.348845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24437.348845                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2129731                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.289236                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1408403207                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2130235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            661.149219                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   295.497149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   208.792088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.577143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.407797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984940                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         768886521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        768886521                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    381120182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       381120182                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    381120182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        381120182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    381120182                       # number of overall hits
system.cpu.icache.overall_hits::total       381120182                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      2254767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2254767                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      2254767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2254767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      2254767                       # number of overall misses
system.cpu.icache.overall_misses::total       2254767                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  28716902999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28716902999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  28716902999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28716902999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  28716902999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28716902999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    383374949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    383374949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    383374949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    383374949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    383374949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    383374949                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005881                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005881                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005881                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005881                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005881                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005881                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12736.084482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12736.084482                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12736.084482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12736.084482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12736.084482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12736.084482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2129731                       # number of writebacks
system.cpu.icache.writebacks::total           2129731                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       118144                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       118144                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       118144                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       118144                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       118144                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       118144                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2136623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2136623                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2136623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2136623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2136623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2136623                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  25900650999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  25900650999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  25900650999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  25900650999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  25900650999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  25900650999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005573                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005573                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005573                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005573                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005573                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12122.237287                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12122.237287                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12122.237287                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12122.237287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12122.237287                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12122.237287                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5826.842233                       # Cycle average of tags in use
system.l2.tags.total_refs                     5302024                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6254                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    847.781260                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst              1007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data               641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   101.998955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  4076.843278                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.030731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.019562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.003113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.124415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.177821                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6254                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.190857                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32210326                       # Number of tag accesses
system.l2.tags.data_accesses                 32210326                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        13622                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13622                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1855753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1855753                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data         6886                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6886                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7828                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7828                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2129627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2129627                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data         4995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4995                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2129627                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         12823                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2142450                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2129627                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        12823                       # number of overall hits
system.l2.overall_hits::total                 2142450                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data         4484                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4484                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              110                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              14                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         4498                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4608                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          110                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         4498                       # number of overall misses
system.l2.overall_misses::total                  4608                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data    334820500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     334820500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     19162500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     19162500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data      2727000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2727000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     19162500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    337547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        356710000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     19162500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    337547500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       356710000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        13622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13622                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1855753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1855753                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data         6886                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6886                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        12312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2129737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2129737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data         5009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2129737                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        17321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2147058                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2129737                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        17321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2147058                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.364198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.364198                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.000052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000052                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.002795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002795                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.000052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.259685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002146                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.000052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.259685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002146                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 74670.049063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74670.049063                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 174204.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174204.545455                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 194785.714286                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 194785.714286                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 174204.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 75043.908404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77411.024306                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 174204.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 75043.908404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77411.024306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data         4484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4484                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          108                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data           14                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           14                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         4498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4606                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         4498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4606                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    289980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    289980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     17940000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     17940000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data      2587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2587000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     17940000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    292567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    310507500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     17940000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    292567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    310507500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.364198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.000051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.002795                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.000051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.259685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.000051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.259685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.002145                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64670.049063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64670.049063                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 166111.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166111.111111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 184785.714286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 184785.714286                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 166111.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65043.908404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67413.699522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 166111.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65043.908404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67413.699522                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                122                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4484                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9212                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       294784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  294784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4606                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4606    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4606                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2303000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12577000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       266936108                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    161724535                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     20322814                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    175152896                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       122891413                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     70.162364                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        38596165                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       411712                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      8882193                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      8267367                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       614826                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       419044                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1279766112000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1152407540                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    433791805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1249093451                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           266936108                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    169754945                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             695696095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        40675456                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles            5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         383374949                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       6944916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1149825706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.397218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.332132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        480492668     41.79%     41.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        134188210     11.67%     53.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        133065714     11.57%     65.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        402079114     34.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1149825706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.231633                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.083899                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        437214551                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      45569119                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         643501453                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       4253024                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       19287557                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    115185574                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       1165547                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1510695847                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      58511880                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       19287557                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        475507764                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         5321155                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     35694060                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         609460589                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4554570                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1449097446                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      30955454                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            42                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents             11                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           2741                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1460693                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          207                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1691721823                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6500844320                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1668372427                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1493038320                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        198683500                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1273111                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1273111                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           7357759                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    238998441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    232181366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      3694331                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2871185                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1408337079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3862846                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1374591982                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5810465                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    129078546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    289277653                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        62778                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1149825706                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.195479                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.051556                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    390046297     33.92%     33.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    290595421     25.27%     59.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    333186691     28.98%     88.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    126366010     10.99%     99.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9631286      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1149825706                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       107380179     36.61%     36.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         211104      0.07%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       63512996     21.65%     58.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite     122233436     41.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     911240446     66.29%     66.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2573238      0.19%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            4      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    235209484     17.11%     83.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    225568810     16.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1374591982                       # Type of FU issued
system.switch_cpus.iq.rate                   1.192800                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           293337715                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.213400                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4198157842                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1541295193                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1336989465                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            8                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            8                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1667929693                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               4                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2547652                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     28035744                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         9674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        16730                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     14935056                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       913399                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       19287557                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5308220                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         29502                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1424295569                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     238998441                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    232181366                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1273116                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         29498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        16730                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     11577420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      8083211                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     19660631                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1343581882                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     223945858                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     31010100                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              12095644                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            443897898                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        223466535                       # Number of branches executed
system.switch_cpus.iew.exec_stores          219952040                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.165891                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1337586861                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1336989469                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         570677971                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         956855897                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.160171                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.596410                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    101177748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3800068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     19272643                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1125229966                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.150825                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.484124                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    471249153     41.88%     41.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    344797067     30.64%     72.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    159657442     14.19%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     70482185      6.26%     92.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     24416225      2.17%     95.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27938125      2.48%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13009947      1.16%     98.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5468970      0.49%     99.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      8210852      0.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1125229966                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1011821940                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1294943319                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              428209007                       # Number of memory references committed
system.switch_cpus.commit.loads             210962697                       # Number of loads committed
system.switch_cpus.commit.membars             2533341                       # Number of memory barriers committed
system.switch_cpus.commit.branches          212710995                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1101617593                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     28148132                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    864243478     66.74%     66.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      2490834      0.19%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    210962697     16.29%     83.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    217246310     16.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1294943319                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       8210852                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2513139453                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2816838642                       # The number of ROB writes
system.switch_cpus.timesIdled                  962158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2581834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1283121379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.152408                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.152408                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.867749                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.867749                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1503382782                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       819800857                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                16                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               12                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4627832652                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        720301840                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       445038403                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5066684                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      4307441                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2146603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       288611                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1279766112000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2141632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2129731                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6886                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2136623                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      6396091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        65294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6461385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    272605952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1980352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              274586304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6886                       # Total snoops (count)
system.tol2bus.snoopTraffic                    440704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2160830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1872227     86.64%     86.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 288603     13.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2160830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4297073500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        3204951466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29424500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
