---
qno: 2
year: 2019
option_a: C800 to CFFF
option_b: CA00 to CAFF
option_c: C800 to C8FF 
option_d: DA00 to DFFF
answer: a
nav_answerwer:
---

The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has 16 address lines denoted by A15 to A0. What is the range of addresses (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?

![GATE 2019 Set 1 Technical Q2](/assets/images/gate-exams/2019-1-5.png)

{% contentfor explaination %}

{% endcontentfor %}