

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2'
================================================================
* Date:           Mon Oct 16 13:38:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.195 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1398210|  1398210|  13.982 ms|  13.982 ms|  1398210|  1398210|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1               |   462400|   462400|         1|          -|          -|  462400|        no|
        |- VITIS_LOOP_110_1     |   935808|   935808|     14622|          -|          -|      64|        no|
        | + VITIS_LOOP_111_2    |    14620|    14620|       172|          -|          -|      85|        no|
        |  ++ VITIS_LOOP_112_3  |      170|      170|         2|          -|          -|      85|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     324|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|      48|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     110|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     166|     482|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_13ns_8ns_19_1_1_U34  |mul_13ns_8ns_19_1_1  |        0|   1|  0|   5|    0|
    |mux_8_3_32_1_1_U35       |mux_8_3_32_1_1       |        0|   0|  0|  43|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|  48|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln110_1_fu_297_p2  |         +|   0|  0|  20|          13|           7|
    |add_ln110_fu_313_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln111_fu_380_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln112_fu_454_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln119_1_fu_399_p2  |         +|   0|  0|  20|          13|          13|
    |add_ln119_2_fu_438_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln119_3_fu_473_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln119_fu_359_p2    |         +|   0|  0|  20|          13|          13|
    |empty_68_fu_265_p2     |         +|   0|  0|  26|          19|           1|
    |xClamped_fu_464_p2     |         +|   0|  0|  15|           8|           8|
    |yClamped_fu_390_p2     |         +|   0|  0|  15|           8|           8|
    |sub_ln119_1_fu_420_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln119_fu_335_p2    |         -|   0|  0|  19|          12|          12|
    |exitcond214_fu_259_p2  |      icmp|   0|  0|  26|          19|          17|
    |icmp_ln110_fu_307_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln111_fu_374_p2   |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln112_fu_448_p2   |      icmp|   0|  0|  14|           7|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 324|         204|         161|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          7|    1|          7|
    |bx_reg_240                |   9|          2|    7|         14|
    |by_reg_229                |   9|          2|    7|         14|
    |empty_fu_80               |   9|          2|   19|         38|
    |input_fm_buffer_address0  |  14|          3|   19|         57|
    |input_fm_buffer_d0        |  14|          3|   32|         96|
    |nin_fu_88                 |   9|          2|    7|         14|
    |phi_mul_fu_84             |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 110|         23|  105|        266|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln110_1_reg_549             |  13|   0|   13|          0|
    |add_ln110_reg_557               |   7|   0|    7|          0|
    |add_ln111_reg_580               |   7|   0|    7|          0|
    |add_ln112_reg_598               |   7|   0|    7|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |bx_reg_240                      |   7|   0|    7|          0|
    |by_reg_229                      |   7|   0|    7|          0|
    |empty_fu_80                     |  19|   0|   19|          0|
    |input_fm_buffer_addr_1_reg_590  |  19|   0|   19|          0|
    |mul_ln111_reg_572               |  19|   0|   19|          0|
    |nin_fu_88                       |   7|   0|    7|          0|
    |phi_mul_fu_84                   |  13|   0|   13|          0|
    |sext_ln110_reg_562              |  13|   0|   13|          0|
    |sub_ln119_1_reg_585             |  19|   0|   19|          0|
    |trunc_ln_reg_567                |   3|   0|    3|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 166|   0|  166|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                                      load_buffer_tile_c2|  return value|
|input_fm_buffer_address0                                          |  out|   19|   ap_memory|                                          input_fm_buffer|         array|
|input_fm_buffer_ce0                                               |  out|    1|   ap_memory|                                          input_fm_buffer|         array|
|input_fm_buffer_we0                                               |  out|    1|   ap_memory|                                          input_fm_buffer|         array|
|input_fm_buffer_d0                                                |  out|   32|   ap_memory|                                          input_fm_buffer|         array|
|tx0                                                               |   in|    8|     ap_none|                                                      tx0|        scalar|
|ty0                                                               |   in|    8|     ap_none|                                                      ty0|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0  |  out|   19|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0        |   in|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0   |  out|   19|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0        |  out|    1|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0         |   in|   32|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0   |  out|   19|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0        |  out|    1|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0         |   in|   32|   ap_memory|   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8|         array|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 7 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0"   --->   Operation 8 'read' 'ty0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0"   --->   Operation 9 'read' 'tx0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln108 = store i19 0, i19 %empty" [src/conv2.cpp:108]   --->   Operation 10 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln108 = br void %memset.loop" [src/conv2.cpp:108]   --->   Operation 11 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i19 %empty"   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%exitcond214 = icmp_eq  i19 %p_load, i19 462400"   --->   Operation 13 'icmp' 'exitcond214' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.88ns)   --->   "%empty_68 = add i19 %p_load, i19 1"   --->   Operation 14 'add' 'empty_68' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond214, void %memset.loop.split, void %VITIS_LOOP_111_2.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %p_load"   --->   Operation 17 'zext' 'p_cast' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast"   --->   Operation 18 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i19 %input_fm_buffer_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond214)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_2 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 %empty_68, i19 %empty"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond214)> <Delay = 0.42>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!exitcond214)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 22 'alloca' 'phi_mul' <Predicate = (exitcond214)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 23 'alloca' 'nin' <Predicate = (exitcond214)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln110 = store i7 0, i7 %nin" [src/conv2.cpp:110]   --->   Operation 24 'store' 'store_ln110' <Predicate = (exitcond214)> <Delay = 0.42>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln110 = store i13 0, i13 %phi_mul" [src/conv2.cpp:110]   --->   Operation 25 'store' 'store_ln110' <Predicate = (exitcond214)> <Delay = 0.42>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_2" [src/conv2.cpp:110]   --->   Operation 26 'br' 'br_ln110' <Predicate = (exitcond214)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.82>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/conv2.cpp:119]   --->   Operation 27 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%nin_1 = load i7 %nin" [src/conv2.cpp:110]   --->   Operation 28 'load' 'nin_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.82ns)   --->   "%add_ln110_1 = add i13 %phi_mul_load, i13 85" [src/conv2.cpp:110]   --->   Operation 29 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i7 %nin_1" [src/conv2.cpp:110]   --->   Operation 30 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln110 = icmp_eq  i7 %nin_1, i7 64" [src/conv2.cpp:110]   --->   Operation 31 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln110 = add i7 %nin_1, i7 1" [src/conv2.cpp:110]   --->   Operation 32 'add' 'add_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %VITIS_LOOP_111_2.split, void %for.end27" [src/conv2.cpp:110]   --->   Operation 33 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv2.cpp:110]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:110]   --->   Operation 35 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i3 %trunc_ln110" [src/conv2.cpp:119]   --->   Operation 36 'zext' 'zext_ln119' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln110, i8 0" [src/conv2.cpp:119]   --->   Operation 37 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i11 %tmp_2" [src/conv2.cpp:119]   --->   Operation 38 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%sub_ln119 = sub i12 %zext_ln119_1, i12 %zext_ln119" [src/conv2.cpp:119]   --->   Operation 39 'sub' 'sub_ln119' <Predicate = (!icmp_ln110)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i12 %sub_ln119" [src/conv2.cpp:110]   --->   Operation 40 'sext' 'sext_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nin_1, i32 3, i32 5" [src/conv2.cpp:110]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln111 = br void %VITIS_LOOP_112_3" [src/conv2.cpp:111]   --->   Operation 42 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln123 = ret" [src/conv2.cpp:123]   --->   Operation 43 'ret' 'ret_ln123' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.05>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%by = phi i7 %add_ln111, void %for.inc22, i7 0, void %VITIS_LOOP_111_2.split" [src/conv2.cpp:111]   --->   Operation 44 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i7 %by" [src/conv2.cpp:119]   --->   Operation 45 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.82ns)   --->   "%add_ln119 = add i13 %phi_mul_load, i13 %zext_ln119_2" [src/conv2.cpp:119]   --->   Operation 46 'add' 'add_ln119' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i13 %add_ln119" [src/conv2.cpp:111]   --->   Operation 47 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.23ns)   --->   "%mul_ln111 = mul i19 %zext_ln111, i19 85" [src/conv2.cpp:111]   --->   Operation 48 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %by, i7 85" [src/conv2.cpp:111]   --->   Operation 49 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %by, i7 1" [src/conv2.cpp:111]   --->   Operation 50 'add' 'add_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %VITIS_LOOP_112_3.split, void %for.inc25" [src/conv2.cpp:111]   --->   Operation 51 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:111]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv2.cpp:111]   --->   Operation 53 'specloopname' 'specloopname_ln111' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i7 %by" [src/srcnn.cpp:41->src/conv2.cpp:116]   --->   Operation 54 'zext' 'zext_ln41' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.76ns)   --->   "%yClamped = add i8 %zext_ln41, i8 %ty0_read" [src/srcnn.cpp:41->src/conv2.cpp:116]   --->   Operation 55 'add' 'yClamped' <Predicate = (!icmp_ln111)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln119_3 = zext i8 %yClamped" [src/conv2.cpp:119]   --->   Operation 56 'zext' 'zext_ln119_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.80ns)   --->   "%add_ln119_1 = add i13 %sext_ln110, i13 %zext_ln119_3" [src/conv2.cpp:119]   --->   Operation 57 'add' 'add_ln119_1' <Predicate = (!icmp_ln111)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln119 = sext i13 %add_ln119_1" [src/conv2.cpp:119]   --->   Operation 58 'sext' 'sext_ln119' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i13 %add_ln119_1" [src/conv2.cpp:119]   --->   Operation 59 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln119, i8 0" [src/conv2.cpp:119]   --->   Operation 60 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.88ns)   --->   "%sub_ln119_1 = sub i19 %p_shl1, i19 %sext_ln119" [src/conv2.cpp:119]   --->   Operation 61 'sub' 'sub_ln119_1' <Predicate = (!icmp_ln111)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln112 = br void %for.inc" [src/conv2.cpp:112]   --->   Operation 62 'br' 'br_ln112' <Predicate = (!icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %nin" [src/conv2.cpp:110]   --->   Operation 63 'store' 'store_ln110' <Predicate = (icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln110 = store i13 %add_ln110_1, i13 %phi_mul" [src/conv2.cpp:110]   --->   Operation 64 'store' 'store_ln110' <Predicate = (icmp_ln111)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln110 = br void %VITIS_LOOP_111_2" [src/conv2.cpp:110]   --->   Operation 65 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%bx = phi i7 %add_ln112, void %for.inc.split, i7 0, void %VITIS_LOOP_112_3.split" [src/conv2.cpp:115]   --->   Operation 66 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln119_4 = zext i7 %bx" [src/conv2.cpp:119]   --->   Operation 67 'zext' 'zext_ln119_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.88ns)   --->   "%add_ln119_2 = add i19 %mul_ln111, i19 %zext_ln119_4" [src/conv2.cpp:119]   --->   Operation 68 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln119_5 = zext i19 %add_ln119_2" [src/conv2.cpp:119]   --->   Operation 69 'zext' 'zext_ln119_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_1 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln119_5" [src/conv2.cpp:119]   --->   Operation 70 'getelementptr' 'input_fm_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.77ns)   --->   "%icmp_ln112 = icmp_eq  i7 %bx, i7 85" [src/conv2.cpp:112]   --->   Operation 71 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln112 = add i7 %bx, i7 1" [src/conv2.cpp:112]   --->   Operation 72 'add' 'add_ln112' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %for.inc.split, void %for.inc22" [src/conv2.cpp:112]   --->   Operation 73 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i7 %bx" [src/srcnn.cpp:41->src/conv2.cpp:115]   --->   Operation 74 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.76ns)   --->   "%xClamped = add i8 %zext_ln41_1, i8 %tx0_read" [src/srcnn.cpp:41->src/conv2.cpp:115]   --->   Operation 75 'add' 'xClamped' <Predicate = (!icmp_ln112)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln119_6 = zext i8 %xClamped" [src/conv2.cpp:119]   --->   Operation 76 'zext' 'zext_ln119_6' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.88ns)   --->   "%add_ln119_3 = add i19 %sub_ln119_1, i19 %zext_ln119_6" [src/conv2.cpp:119]   --->   Operation 77 'add' 'add_ln119_3' <Predicate = (!icmp_ln112)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119_7 = zext i19 %add_ln119_3" [src/conv2.cpp:119]   --->   Operation 78 'zext' 'zext_ln119_7' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 79 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 80 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 81 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 82 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 83 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 84 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 85 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln119_7" [src/conv2.cpp:119]   --->   Operation 86 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/conv2.cpp:119]   --->   Operation 87 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 88 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/conv2.cpp:119]   --->   Operation 88 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 89 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/conv2.cpp:119]   --->   Operation 89 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 90 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/conv2.cpp:119]   --->   Operation 90 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 91 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/conv2.cpp:119]   --->   Operation 91 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 92 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/conv2.cpp:119]   --->   Operation 92 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 93 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/conv2.cpp:119]   --->   Operation 93 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 94 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/conv2.cpp:119]   --->   Operation 94 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = (!icmp_ln112)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln111 = br void %VITIS_LOOP_112_3" [src/conv2.cpp:111]   --->   Operation 95 'br' 'br_ln111' <Predicate = (icmp_ln112)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.19>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:112]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv2.cpp:112]   --->   Operation 97 'specloopname' 'specloopname_ln112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/conv2.cpp:119]   --->   Operation 98 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 99 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/conv2.cpp:119]   --->   Operation 99 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 100 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/conv2.cpp:119]   --->   Operation 100 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 101 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/conv2.cpp:119]   --->   Operation 101 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 102 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/conv2.cpp:119]   --->   Operation 102 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 103 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/conv2.cpp:119]   --->   Operation 103 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 104 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/conv2.cpp:119]   --->   Operation 104 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 105 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/conv2.cpp:119]   --->   Operation 105 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_6 : Operation 106 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47, i3 %trunc_ln" [src/conv2.cpp:119]   --->   Operation 106 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln119 = store i32 %tmp, i19 %input_fm_buffer_addr_1" [src/conv2.cpp:119]   --->   Operation 107 'store' 'store_ln119' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 462400> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc" [src/conv2.cpp:112]   --->   Operation 108 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tx0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ty0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                   (alloca           ) [ 0110000]
ty0_read                                                (read             ) [ 0011111]
tx0_read                                                (read             ) [ 0011111]
store_ln108                                             (store            ) [ 0000000]
br_ln108                                                (br               ) [ 0000000]
p_load                                                  (load             ) [ 0000000]
exitcond214                                             (icmp             ) [ 0010000]
empty_68                                                (add              ) [ 0000000]
br_ln0                                                  (br               ) [ 0000000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000000]
p_cast                                                  (zext             ) [ 0000000]
input_fm_buffer_addr                                    (getelementptr    ) [ 0000000]
store_ln0                                               (store            ) [ 0000000]
store_ln0                                               (store            ) [ 0000000]
br_ln0                                                  (br               ) [ 0000000]
phi_mul                                                 (alloca           ) [ 0011111]
nin                                                     (alloca           ) [ 0011111]
store_ln110                                             (store            ) [ 0000000]
store_ln110                                             (store            ) [ 0000000]
br_ln110                                                (br               ) [ 0000000]
phi_mul_load                                            (load             ) [ 0000111]
nin_1                                                   (load             ) [ 0000000]
add_ln110_1                                             (add              ) [ 0000111]
trunc_ln110                                             (trunc            ) [ 0000000]
icmp_ln110                                              (icmp             ) [ 0001111]
add_ln110                                               (add              ) [ 0000111]
br_ln110                                                (br               ) [ 0000000]
speclooptripcount_ln110                                 (speclooptripcount) [ 0000000]
specloopname_ln110                                      (specloopname     ) [ 0000000]
zext_ln119                                              (zext             ) [ 0000000]
tmp_2                                                   (bitconcatenate   ) [ 0000000]
zext_ln119_1                                            (zext             ) [ 0000000]
sub_ln119                                               (sub              ) [ 0000000]
sext_ln110                                              (sext             ) [ 0000111]
trunc_ln                                                (partselect       ) [ 0000111]
br_ln111                                                (br               ) [ 0001111]
ret_ln123                                               (ret              ) [ 0000000]
by                                                      (phi              ) [ 0000100]
zext_ln119_2                                            (zext             ) [ 0000000]
add_ln119                                               (add              ) [ 0000000]
zext_ln111                                              (zext             ) [ 0000000]
mul_ln111                                               (mul              ) [ 0000011]
icmp_ln111                                              (icmp             ) [ 0001111]
add_ln111                                               (add              ) [ 0001111]
br_ln111                                                (br               ) [ 0000000]
speclooptripcount_ln111                                 (speclooptripcount) [ 0000000]
specloopname_ln111                                      (specloopname     ) [ 0000000]
zext_ln41                                               (zext             ) [ 0000000]
yClamped                                                (add              ) [ 0000000]
zext_ln119_3                                            (zext             ) [ 0000000]
add_ln119_1                                             (add              ) [ 0000000]
sext_ln119                                              (sext             ) [ 0000000]
trunc_ln119                                             (trunc            ) [ 0000000]
p_shl1                                                  (bitconcatenate   ) [ 0000000]
sub_ln119_1                                             (sub              ) [ 0000011]
br_ln112                                                (br               ) [ 0001111]
store_ln110                                             (store            ) [ 0000000]
store_ln110                                             (store            ) [ 0000000]
br_ln110                                                (br               ) [ 0000000]
bx                                                      (phi              ) [ 0000010]
zext_ln119_4                                            (zext             ) [ 0000000]
add_ln119_2                                             (add              ) [ 0000000]
zext_ln119_5                                            (zext             ) [ 0000000]
input_fm_buffer_addr_1                                  (getelementptr    ) [ 0000001]
icmp_ln112                                              (icmp             ) [ 0001111]
add_ln112                                               (add              ) [ 0001111]
br_ln112                                                (br               ) [ 0000000]
zext_ln41_1                                             (zext             ) [ 0000000]
xClamped                                                (add              ) [ 0000000]
zext_ln119_6                                            (zext             ) [ 0000000]
add_ln119_3                                             (add              ) [ 0000000]
zext_ln119_7                                            (zext             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 (getelementptr    ) [ 0000001]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 (getelementptr    ) [ 0000001]
br_ln111                                                (br               ) [ 0001111]
speclooptripcount_ln112                                 (speclooptripcount) [ 0000000]
specloopname_ln112                                      (specloopname     ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 (load             ) [ 0000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 (load             ) [ 0000000]
tmp                                                     (mux              ) [ 0000000]
store_ln119                                             (store            ) [ 0000000]
br_ln112                                                (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ty0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ty0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="empty_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="phi_mul_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="nin_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nin/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="ty0_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ty0_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tx0_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx0_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_fm_buffer_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="19" slack="0"/>
<pin id="108" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="19" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 store_ln119/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_fm_buffer_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="19" slack="0"/>
<pin id="122" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr_1/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="19" slack="0"/>
<pin id="129" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="19" slack="0"/>
<pin id="136" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="19" slack="0"/>
<pin id="143" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="19" slack="0"/>
<pin id="150" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="19" slack="0"/>
<pin id="157" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="19" slack="0"/>
<pin id="164" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="19" slack="0"/>
<pin id="171" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="19" slack="0"/>
<pin id="178" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39/5 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="19" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="19" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="19" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47/5 "/>
</bind>
</comp>

<comp id="229" class="1005" name="by_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="1"/>
<pin id="231" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="by (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="by_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="by/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="bx_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bx (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="bx_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bx/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln108_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="19" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="p_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="19" slack="1"/>
<pin id="258" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond214_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="0" index="1" bw="19" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond214/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_68_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="19" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_68/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="19" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="19" slack="0"/>
<pin id="278" dir="0" index="1" bw="19" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln110_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln110_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="13" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="phi_mul_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="1"/>
<pin id="293" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="nin_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nin_1/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln110_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln110_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln110_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln110_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln119_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln119_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sub_ln119_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln119/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln110_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="12" slack="0"/>
<pin id="343" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln110/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="0" index="3" bw="4" slack="0"/>
<pin id="350" dir="1" index="4" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln119_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_2/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln119_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="7" slack="0"/>
<pin id="362" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln111_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mul_ln111_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln111/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln111_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln111_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln41_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="yClamped_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="3"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln119_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_3/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln119_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_1/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln119_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="13" slack="0"/>
<pin id="406" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln119/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln119_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="13" slack="0"/>
<pin id="410" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln119/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_shl1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="19" slack="0"/>
<pin id="414" dir="0" index="1" bw="11" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln119_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="19" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="0"/>
<pin id="423" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln119_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln110_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="1"/>
<pin id="428" dir="0" index="1" bw="7" slack="2"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln110_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="1"/>
<pin id="432" dir="0" index="1" bw="13" slack="2"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln119_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_4/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln119_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="19" slack="1"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_2/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln119_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="19" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_5/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln112_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln112_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln41_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xClamped_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="4"/>
<pin id="467" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln119_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_6/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln119_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="19" slack="1"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln119_3/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln119_7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="19" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_7/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="0" index="3" bw="32" slack="0"/>
<pin id="495" dir="0" index="4" bw="32" slack="0"/>
<pin id="496" dir="0" index="5" bw="32" slack="0"/>
<pin id="497" dir="0" index="6" bw="32" slack="0"/>
<pin id="498" dir="0" index="7" bw="32" slack="0"/>
<pin id="499" dir="0" index="8" bw="32" slack="0"/>
<pin id="500" dir="0" index="9" bw="3" slack="3"/>
<pin id="501" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="512" class="1005" name="empty_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="19" slack="0"/>
<pin id="514" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="519" class="1005" name="ty0_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="3"/>
<pin id="521" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="ty0_read "/>
</bind>
</comp>

<comp id="524" class="1005" name="tx0_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="4"/>
<pin id="526" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tx0_read "/>
</bind>
</comp>

<comp id="532" class="1005" name="phi_mul_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="0"/>
<pin id="534" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="539" class="1005" name="nin_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="nin "/>
</bind>
</comp>

<comp id="549" class="1005" name="add_ln110_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="1"/>
<pin id="551" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110_1 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln110_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="1"/>
<pin id="559" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="562" class="1005" name="sext_ln110_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="1"/>
<pin id="564" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln110 "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="3"/>
<pin id="569" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_ln111_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="19" slack="1"/>
<pin id="574" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln111 "/>
</bind>
</comp>

<comp id="580" class="1005" name="add_ln111_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln111 "/>
</bind>
</comp>

<comp id="585" class="1005" name="sub_ln119_1_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="19" slack="1"/>
<pin id="587" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln119_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="input_fm_buffer_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="19" slack="1"/>
<pin id="592" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr_1 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln112_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="603" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="1"/>
<pin id="605" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 "/>
</bind>
</comp>

<comp id="608" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="19" slack="1"/>
<pin id="610" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 "/>
</bind>
</comp>

<comp id="613" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="19" slack="1"/>
<pin id="615" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 "/>
</bind>
</comp>

<comp id="618" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="19" slack="1"/>
<pin id="620" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 "/>
</bind>
</comp>

<comp id="623" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="19" slack="1"/>
<pin id="625" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 "/>
</bind>
</comp>

<comp id="628" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="19" slack="1"/>
<pin id="630" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 "/>
</bind>
</comp>

<comp id="633" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="19" slack="1"/>
<pin id="635" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 "/>
</bind>
</comp>

<comp id="638" class="1005" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="19" slack="1"/>
<pin id="640" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="125" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="132" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="139" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="146" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="153" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="160" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="167" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="174" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="256" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="294" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="294" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="46" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="294" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="303" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="303" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="58" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="319" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="294" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="62" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="233" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="233" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="233" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="48" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="233" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="58" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="404" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="437"><net_src comp="244" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="452"><net_src comp="244" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="68" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="244" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="244" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="484"><net_src comp="478" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="485"><net_src comp="478" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="487"><net_src comp="478" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="489"><net_src comp="478" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="503"><net_src comp="181" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="504"><net_src comp="187" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="505"><net_src comp="193" pin="3"/><net_sink comp="490" pin=3"/></net>

<net id="506"><net_src comp="199" pin="3"/><net_sink comp="490" pin=4"/></net>

<net id="507"><net_src comp="205" pin="3"/><net_sink comp="490" pin=5"/></net>

<net id="508"><net_src comp="211" pin="3"/><net_sink comp="490" pin=6"/></net>

<net id="509"><net_src comp="217" pin="3"/><net_sink comp="490" pin=7"/></net>

<net id="510"><net_src comp="223" pin="3"/><net_sink comp="490" pin=8"/></net>

<net id="511"><net_src comp="490" pin="10"/><net_sink comp="111" pin=1"/></net>

<net id="515"><net_src comp="80" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="522"><net_src comp="92" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="527"><net_src comp="98" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="535"><net_src comp="84" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="542"><net_src comp="88" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="552"><net_src comp="297" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="560"><net_src comp="313" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="565"><net_src comp="341" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="570"><net_src comp="345" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="490" pin=9"/></net>

<net id="575"><net_src comp="368" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="583"><net_src comp="380" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="588"><net_src comp="420" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="593"><net_src comp="118" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="601"><net_src comp="454" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="606"><net_src comp="125" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="611"><net_src comp="132" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="616"><net_src comp="139" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="621"><net_src comp="146" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="626"><net_src comp="153" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="631"><net_src comp="160" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="636"><net_src comp="167" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="641"><net_src comp="174" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer | {2 6 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {}
 - Input state : 
	Port: load_buffer_tile_c2 : tx0 | {1 }
	Port: load_buffer_tile_c2 : ty0 | {1 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {5 6 }
	Port: load_buffer_tile_c2 : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {5 6 }
  - Chain level:
	State 1
		store_ln108 : 1
	State 2
		exitcond214 : 1
		empty_68 : 1
		br_ln0 : 2
		p_cast : 1
		input_fm_buffer_addr : 2
		store_ln0 : 3
		store_ln0 : 2
		store_ln110 : 1
		store_ln110 : 1
	State 3
		add_ln110_1 : 1
		trunc_ln110 : 1
		icmp_ln110 : 1
		add_ln110 : 1
		br_ln110 : 2
		zext_ln119 : 2
		tmp_2 : 2
		zext_ln119_1 : 3
		sub_ln119 : 4
		sext_ln110 : 5
		trunc_ln : 1
	State 4
		zext_ln119_2 : 1
		add_ln119 : 2
		zext_ln111 : 3
		mul_ln111 : 4
		icmp_ln111 : 1
		add_ln111 : 1
		br_ln111 : 2
		zext_ln41 : 1
		yClamped : 2
		zext_ln119_3 : 3
		add_ln119_1 : 4
		sext_ln119 : 5
		trunc_ln119 : 5
		p_shl1 : 6
		sub_ln119_1 : 7
	State 5
		zext_ln119_4 : 1
		add_ln119_2 : 2
		zext_ln119_5 : 3
		input_fm_buffer_addr_1 : 4
		icmp_ln112 : 1
		add_ln112 : 1
		br_ln112 : 2
		zext_ln41_1 : 1
		xClamped : 2
		zext_ln119_6 : 3
		add_ln119_3 : 4
		zext_ln119_7 : 5
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 : 6
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_41 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_42 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_43 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_44 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 : 7
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 : 7
	State 6
		tmp : 1
		store_ln119 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   empty_68_fu_265   |    0    |    0    |    26   |
|          |  add_ln110_1_fu_297 |    0    |    0    |    20   |
|          |   add_ln110_fu_313  |    0    |    0    |    14   |
|          |   add_ln119_fu_359  |    0    |    0    |    20   |
|          |   add_ln111_fu_380  |    0    |    0    |    14   |
|    add   |   yClamped_fu_390   |    0    |    0    |    15   |
|          |  add_ln119_1_fu_399 |    0    |    0    |    19   |
|          |  add_ln119_2_fu_438 |    0    |    0    |    26   |
|          |   add_ln112_fu_454  |    0    |    0    |    14   |
|          |   xClamped_fu_464   |    0    |    0    |    15   |
|          |  add_ln119_3_fu_473 |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|          |  exitcond214_fu_259 |    0    |    0    |    26   |
|   icmp   |  icmp_ln110_fu_307  |    0    |    0    |    14   |
|          |  icmp_ln111_fu_374  |    0    |    0    |    14   |
|          |  icmp_ln112_fu_448  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln119_fu_335  |    0    |    0    |    18   |
|          |  sub_ln119_1_fu_420 |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_490     |    0    |    0    |    43   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln111_fu_368  |    1    |    0    |    5    |
|----------|---------------------|---------|---------|---------|
|   read   | ty0_read_read_fu_92 |    0    |    0    |    0    |
|          | tx0_read_read_fu_98 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    p_cast_fu_271    |    0    |    0    |    0    |
|          |  zext_ln119_fu_319  |    0    |    0    |    0    |
|          | zext_ln119_1_fu_331 |    0    |    0    |    0    |
|          | zext_ln119_2_fu_355 |    0    |    0    |    0    |
|          |  zext_ln111_fu_364  |    0    |    0    |    0    |
|   zext   |   zext_ln41_fu_386  |    0    |    0    |    0    |
|          | zext_ln119_3_fu_395 |    0    |    0    |    0    |
|          | zext_ln119_4_fu_434 |    0    |    0    |    0    |
|          | zext_ln119_5_fu_443 |    0    |    0    |    0    |
|          |  zext_ln41_1_fu_460 |    0    |    0    |    0    |
|          | zext_ln119_6_fu_469 |    0    |    0    |    0    |
|          | zext_ln119_7_fu_478 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln110_fu_303 |    0    |    0    |    0    |
|          |  trunc_ln119_fu_408 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_2_fu_323    |    0    |    0    |    0    |
|          |    p_shl1_fu_412    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln110_fu_341  |    0    |    0    |    0    |
|          |  sext_ln119_fu_404  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln_fu_345   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   369   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------+--------+
|                                                               |   FF   |
+---------------------------------------------------------------+--------+
|                      add_ln110_1_reg_549                      |   13   |
|                       add_ln110_reg_557                       |    7   |
|                       add_ln111_reg_580                       |    7   |
|                       add_ln112_reg_598                       |    7   |
|                           bx_reg_240                          |    7   |
|                           by_reg_229                          |    7   |
|                         empty_reg_512                         |   19   |
|                 input_fm_buffer_addr_1_reg_590                |   19   |
|                       mul_ln111_reg_572                       |   19   |
|                          nin_reg_539                          |    7   |
|                        phi_mul_reg_532                        |   13   |
|                       sext_ln110_reg_562                      |   13   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_reg_603|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_reg_608|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_reg_613|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_reg_618|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_reg_623|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_reg_628|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_reg_633|   19   |
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_reg_638|   19   |
|                      sub_ln119_1_reg_585                      |   19   |
|                        trunc_ln_reg_567                       |    3   |
|                        tx0_read_reg_524                       |    8   |
|                        ty0_read_reg_519                       |    8   |
+---------------------------------------------------------------+--------+
|                             Total                             |   328  |
+---------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_111 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_181 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_187 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_193 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_199 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_205 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_217 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_223 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   406  ||   4.27  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   369  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   90   |
|  Register |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   328  |   459  |
+-----------+--------+--------+--------+--------+
