
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.515545                       # Number of seconds simulated
sim_ticks                                515544812000                       # Number of ticks simulated
final_tick                               515544812000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 836352                       # Simulator instruction rate (inst/s)
host_op_rate                                  1118965                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281434296                       # Simulator tick rate (ticks/s)
host_mem_usage                               13869588                       # Number of bytes of host memory used
host_seconds                                  1831.85                       # Real time elapsed on the host
sim_insts                                  1532070091                       # Number of instructions simulated
sim_ops                                    2049774429                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::cpu0.inst     3141396108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      763431297                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst     3360363664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      667837569                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7933028638                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst   3141396108                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst   3360363664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    6501759772                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data    572532544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data    525214952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1097747496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst       785349027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data       204377901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst       759086506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data       166959393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1915772827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data      147596025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data      131303738                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          278899763                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        6093352188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1480824323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst        6518082591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1295401590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           15387660691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   6093352188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst   6518082591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total      12611434779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data       1110538853                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data       1018757128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2129295981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       6093352188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       2591363175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst       6518082591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       2314158718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          17516956671                       # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput                  17517076762                       # Throughput (bytes/s)
system.membus.data_through_bus             9030838046                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls             6965148                       # Number of system calls
system.cpu0.numCycles                      1031089625                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  784612523                       # Number of instructions committed
system.cpu0.committedOps                   1030353121                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            909027791                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses               1275180                       # Number of float alu accesses
system.cpu0.num_func_calls                   44352333                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    125890899                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   909027791                       # number of integer instructions
system.cpu0.num_fp_insts                      1275180                       # number of float instructions
system.cpu0.num_int_register_reads         4566305524                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         954660194                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads             4050336                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes            2850187                       # number of times the floating registers were written
system.cpu0.num_mem_refs                    384033489                       # number of memory refs
system.cpu0.num_load_insts                  228229359                       # Number of load instructions
system.cpu0.num_store_insts                 155804130                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                1031089625                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                      1036414918                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  747457568                       # Number of instructions committed
system.cpu1.committedOps                   1019421308                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            933098881                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu1.num_func_calls                   92777066                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     98717253                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   933098881                       # number of integer instructions
system.cpu1.num_fp_insts                           16                       # number of float instructions
system.cpu1.num_int_register_reads         4418249353                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         950638530                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                    296764046                       # number of memory refs
system.cpu1.num_load_insts                  166884393                       # Number of load instructions
system.cpu1.num_store_insts                 129879653                       # Number of store instructions
system.cpu1.num_idle_cycles              39581.376527                       # Number of idle cycles
system.cpu1.num_busy_cycles              1036375336.623473                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999962                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000038                       # Percentage of idle cycles

---------- End Simulation Statistics   ----------
