{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 16:54:26 2006 " "Info: Processing started: Fri Sep 08 16:54:26 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ozy_eval -c ozy_eval" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_17.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_17.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_17 " "Info: Found entity 1: cordic_17" {  } { { "cordic_17.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic_17.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_R64_M1_N4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_R64_M1_N4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_R64_M1_N4 " "Info: Found entity 1: CIC_R64_M1_N4" {  } { { "CIC_R64_M1_N4.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R64_M1_N4.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_R256_M1_N5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_R256_M1_N5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_R256_M1_N5 " "Info: Found entity 1: CIC_R256_M1_N5" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_R100_M1_N10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_R100_M1_N10.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_R100_M1_N10 " "Info: Found entity 1: CIC_R100_M1_N10" {  } { { "CIC_R100_M1_N10.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N10.v" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CIC_R100_M1_N5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CIC_R100_M1_N5.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_R100_M1_N5 " "Info: Found entity 1: CIC_R100_M1_N5" {  } { { "CIC_R100_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R100_M1_N5.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Info: Found entity 1: rng" {  } { { "rng.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/rng.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_REGS.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_REGS " "Info: Found entity 1: SPI_REGS" {  } { { "SPI_REGS.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/SPI_REGS.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RegisterX.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterX " "Info: Found entity 1: RegisterX" {  } { { "RegisterX.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/RegisterX.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Info: Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/phase_accumulator.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Info: Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_stage.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cordic_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_stage " "Info: Found entity 1: cordic_stage" {  } { { "cordic_stage.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic_stage.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Info: Found entity 1: tx_fifo" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ozy_nco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ozy_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 ozy_nco " "Info: Found entity 1: ozy_nco" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ozy_nco " "Info: Elaborating entity \"ozy_nco\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "FIFO_EMPTY ozy_nco.v(260) " "Warning (10036): Verilog HDL or VHDL warning at ozy_nco.v(260): object \"FIFO_EMPTY\" assigned a value but never read" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_REGS SPI_REGS:spi_regs " "Info: Elaborating entity \"SPI_REGS\" for hierarchy \"SPI_REGS:spi_regs\"" {  } { { "ozy_nco.v" "spi_regs" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 132 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterX RegisterX:freqsetreg " "Info: Elaborating entity \"RegisterX\" for hierarchy \"RegisterX:freqsetreg\"" {  } { { "ozy_nco.v" "freqsetreg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 140 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng rng:random " "Info: Elaborating entity \"rng\" for hierarchy \"rng:random\"" {  } { { "ozy_nco.v" "random" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 159 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:rx_phase_accumulator " "Info: Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:rx_phase_accumulator\"" {  } { { "ozy_nco.v" "rx_phase_accumulator" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 173 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic cordic:rx_cordic " "Info: Elaborating entity \"cordic\" for hierarchy \"cordic:rx_cordic\"" {  } { { "ozy_nco.v" "rx_cordic" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 183 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage0 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage0\"" {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 98 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage1 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage1\"" {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 100 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage2 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage2\"" {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 102 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage3 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage3\"" {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 104 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage4 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage4\"" {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 106 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage5 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage5\"" {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 108 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage6 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage6\"" {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 110 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage7 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage7\"" {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 112 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage8 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage8\"" {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 114 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage9 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage9\"" {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 116 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage10 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage10\"" {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 118 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage11 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage11\"" {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 120 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage12 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage12\"" {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 122 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage13 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage13\"" {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 124 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage14 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage14\"" {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 126 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_stage cordic:rx_cordic\|cordic_stage:cordic_stage15 " "Info: Elaborating entity \"cordic_stage\" for hierarchy \"cordic:rx_cordic\|cordic_stage:cordic_stage15\"" {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 128 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_R256_M1_N5 CIC_R256_M1_N5:I_CIC " "Info: Elaborating entity \"CIC_R256_M1_N5\" for hierarchy \"CIC_R256_M1_N5:I_CIC\"" {  } { { "ozy_nco.v" "I_CIC" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 208 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "section_in1 CIC_R256_M1_N5.v(91) " "Warning (10036): Verilog HDL or VHDL warning at CIC_R256_M1_N5.v(91): object \"section_in1\" assigned a value but never read" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CIC_R256_M1_N5.v(191) " "Warning (10230): Verilog HDL assignment warning at CIC_R256_M1_N5.v(191): truncated value with size 32 to match size of target (8)" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CIC_R256_M1_N5.v(197) " "Warning (10230): Verilog HDL assignment warning at CIC_R256_M1_N5.v(197): truncated value with size 32 to match size of target (1)" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo tx_fifo:tx_fifo_i " "Info: Elaborating entity \"tx_fifo\" for hierarchy \"tx_fifo:tx_fifo_i\"" {  } { { "ozy_nco.v" "tx_fifo_i" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 223 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/quartus60/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "dcfifo_component" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\"" {  } { { "tx_fifo.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/tx_fifo.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ncb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_ncb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ncb1 " "Info: Found entity 1: dcfifo_ncb1" {  } { { "db/dcfifo_ncb1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 44 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ncb1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated " "Info: Elaborating entity \"dcfifo_ncb1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Info: Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_ncb1.tdf" "rdptr_g_gray2bin" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Info: Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_o96.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_o96\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_ncb1.tdf" "rdptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_l27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l27 " "Info: Found entity 1: a_graycounter_l27" {  } { { "db/a_graycounter_l27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_l27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_l27:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_l27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_l27:wrptr_g1p\"" {  } { { "db/dcfifo_ncb1.tdf" "wrptr_g1p" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i27.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_i27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i27 " "Info: Found entity 1: a_graycounter_i27" {  } { { "db/a_graycounter_i27.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/a_graycounter_i27.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i27 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp " "Info: Elaborating entity \"a_graycounter_i27\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|a_graycounter_i27:wrptr_gp\"" {  } { { "db/dcfifo_ncb1.tdf" "wrptr_gp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bb11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb11 " "Info: Found entity 1: altsyncram_bb11" {  } { { "db/altsyncram_bb11.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_bb11.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb11 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram " "Info: Elaborating entity \"altsyncram_bb11\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\"" {  } { { "db/dcfifo_ncb1.tdf" "fifo_ram" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 68 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lve1 " "Info: Found entity 1: altsyncram_lve1" {  } { { "db/altsyncram_lve1.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_lve1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lve1 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5 " "Info: Elaborating entity \"altsyncram_lve1\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|altsyncram_bb11:fifo_ram\|altsyncram_lve1:altsyncram5\"" {  } { { "db/altsyncram_bb11.tdf" "altsyncram5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/altsyncram_bb11.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ln7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ln7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ln7 " "Info: Found entity 1: alt_synch_pipe_ln7" {  } { { "db/alt_synch_pipe_ln7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_ln7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ln7 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg " "Info: Elaborating entity \"alt_synch_pipe_ln7\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\"" {  } { { "db/dcfifo_ncb1.tdf" "rdfull_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fo8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fo8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fo8 " "Info: Found entity 1: dffpipe_fo8" {  } { { "db/dffpipe_fo8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_fo8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fo8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\|dffpipe_fo8:dffpipe7 " "Info: Elaborating entity \"dffpipe_fo8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_ln7:rdfull_reg\|dffpipe_fo8:dffpipe7\"" {  } { { "db/alt_synch_pipe_ln7.tdf" "dffpipe7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_ln7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_ncb1.tdf" "rs_brp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 82 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_ncb1.tdf" "rs_dgwp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 84 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Info: Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10 " "Info: Elaborating entity \"dffpipe_ue9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_ue9:dffpipe10\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mn7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mn7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mn7 " "Info: Found entity 1: alt_synch_pipe_mn7" {  } { { "db/alt_synch_pipe_mn7.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_mn7.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mn7 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg " "Info: Elaborating entity \"alt_synch_pipe_mn7\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\"" {  } { { "db/dcfifo_ncb1.tdf" "wrempty_reg" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_go8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_go8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_go8 " "Info: Found entity 1: dffpipe_go8" {  } { { "db/dffpipe_go8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_go8.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_go8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\|dffpipe_go8:dffpipe13 " "Info: Elaborating entity \"dffpipe_go8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_mn7:wrempty_reg\|dffpipe_go8:dffpipe13\"" {  } { { "db/alt_synch_pipe_mn7.tdf" "dffpipe13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_mn7.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4e8 " "Info: Found entity 1: alt_synch_pipe_4e8" {  } { { "db/alt_synch_pipe_4e8.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_4e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4e8 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_4e8\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\"" {  } { { "db/dcfifo_ncb1.tdf" "ws_dgrp" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dcfifo_ncb1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Info: Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/dffpipe_ve9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15 " "Info: Elaborating entity \"dffpipe_ve9\" for hierarchy \"tx_fifo:tx_fifo_i\|dcfifo:dcfifo_component\|dcfifo_ncb1:auto_generated\|alt_synch_pipe_4e8:ws_dgrp\|dffpipe_ve9:dffpipe15\"" {  } { { "db/alt_synch_pipe_4e8.tdf" "dffpipe15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/db/alt_synch_pipe_4e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "filter_out Q_CIC 16 18 " "Warning: Port \"filter_out\" on the entity instantiation of \"Q_CIC\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  Extra bits will be left dangling without any fanout logic." {  } { { "ozy_nco.v" "Q_CIC" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 216 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "filter_out I_CIC 16 18 " "Warning: Port \"filter_out\" on the entity instantiation of \"I_CIC\" is connected to a signal of width 16. The formal width of the signal in the module is 18.  Extra bits will be left dangling without any fanout logic." {  } { { "ozy_nco.v" "I_CIC" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 208 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage15 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage15\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage15" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 128 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage14 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage14\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage14" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 126 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage13 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage13\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage13" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 124 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage12 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage12\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage12" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 122 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage11 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage11\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage11" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 120 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage10 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage10\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage10" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 118 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage9 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage9\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage9" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 116 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage8 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage8\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage8" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 114 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage7 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage7\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage7" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 112 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage6 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage6\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage6" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 110 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage5 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage5\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage5" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 108 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage4 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage4\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage4" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 106 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage3 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage3\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage3" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 104 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage2 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage2\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage2" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 102 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage1 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage1\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage1" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 100 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#5 cordic_stage0 16 15 " "Warning: Port \"#5\" on the entity instantiation of \"cordic_stage0\" is connected to a signal of width 16. The formal width of the signal in the module is 15.  Extra bits will be driven by GND." {  } { { "cordic.v" "cordic_stage0" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 98 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[6\] CIC_R256_M1_N5:Q_CIC\|cur_count\[6\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[6\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[6\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[5\] CIC_R256_M1_N5:Q_CIC\|cur_count\[5\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[5\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[5\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[4\] CIC_R256_M1_N5:Q_CIC\|cur_count\[4\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[4\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[4\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[3\] CIC_R256_M1_N5:Q_CIC\|cur_count\[3\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[3\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[3\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[2\] CIC_R256_M1_N5:Q_CIC\|cur_count\[2\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[2\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[2\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[1\] CIC_R256_M1_N5:Q_CIC\|cur_count\[1\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[1\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[1\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[0\] CIC_R256_M1_N5:Q_CIC\|cur_count\[0\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[0\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[0\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|ce_out_reg CIC_R256_M1_N5:Q_CIC\|ce_out_reg " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|ce_out_reg\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|ce_out_reg\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 224 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "CIC_R256_M1_N5:I_CIC\|cur_count\[7\] CIC_R256_M1_N5:Q_CIC\|cur_count\[7\] " "Info: Duplicate register \"CIC_R256_M1_N5:I_CIC\|cur_count\[7\]\" merged to single register \"CIC_R256_M1_N5:Q_CIC\|cur_count\[7\]\"" {  } { { "CIC_R256_M1_N5.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/CIC_R256_M1_N5.v" 182 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[17\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[16\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[15\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[14\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[13\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[12\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[11\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[10\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[9\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[8\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[8\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[7\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[6\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[5\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[4\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[3\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[2\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[1\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cordic:rx_cordic\|Qstage0\[0\] data_in GND " "Warning: Reduced register \"cordic:rx_cordic\|Qstage0\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|Istage0\[17\] cordic:rx_cordic\|Istage0\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|Istage0\[17\]\" merged to single register \"cordic:rx_cordic\|Istage0\[16\]\"" {  } { { "cordic.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic.v" 72 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|ozy_nco\|fx2st 4 " "Info: State machine \"\|ozy_nco\|fx2st\" contains 4 states" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|ozy_nco\|fx2st " "Info: Selected Auto state machine encoding method for state machine \"\|ozy_nco\|fx2st\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|ozy_nco\|fx2st " "Info: Encoding result for state machine \"\|ozy_nco\|fx2st\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0010 " "Info: Encoded state bit \"fx2st.0010\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0011 " "Info: Encoded state bit \"fx2st.0011\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0001 " "Info: Encoded state bit \"fx2st.0001\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "fx2st.0000 " "Info: Encoded state bit \"fx2st.0000\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0000 0000 " "Info: State \"\|ozy_nco\|fx2st.0000\" uses code string \"0000\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0001 0011 " "Info: State \"\|ozy_nco\|fx2st.0001\" uses code string \"0011\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0011 0101 " "Info: State \"\|ozy_nco\|fx2st.0011\" uses code string \"0101\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|ozy_nco\|fx2st.0010 1001 " "Info: State \"\|ozy_nco\|fx2st.0010\" uses code string \"1001\"" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 220 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\] cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\] " "Info: Duplicate register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[17\]\" merged to single register \"cordic:rx_cordic\|cordic_stage:cordic_stage0\|Iout\[16\]\"" {  } { { "cordic_stage.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/cordic_stage.v" 58 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WSUTIL_SUTIL_QOR_LOSS_DUE_TO_CYCLONE_WYS_TARGETED_FOR_CYCLONE_II" "" "Warning: Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." {  } {  } 0 0 "Resynthesizing Cyclone or Stratix WYSIWYG primitives into Cyclone II WYSIWYG primitives; however, resynthesized WYSIWYG primitives may not produce optimal compilation results." 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD VCC " "Warning: Pin \"SLRD\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 33 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE VCC " "Warning: Pin \"SLOE\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 34 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[0\] GND " "Warning: Pin \"FIFO_ADR\[0\]\" stuck at GND" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFO_ADR\[1\] VCC " "Warning: Pin \"FIFO_ADR\[1\]\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "EVALPIN39 VCC " "Warning: Pin \"EVALPIN39\" stuck at VCC" {  } { { "ozy_nco.v" "" { Text "C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/MERC_NCO/ozy_nco.v" 47 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "2347 " "Info: Implemented 2347 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "2260 " "Info: Implemented 2260 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 16:54:50 2006 " "Info: Processing ended: Fri Sep 08 16:54:50 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
