{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679064910780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679064910780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 10:55:10 2023 " "Processing started: Fri Mar 17 10:55:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679064910780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679064910780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_path -c data_path" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679064910780 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1679064911050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-Behaviour " "Found design unit 1: register32-Behaviour" {  } { { "register32.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/register32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911395 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-Behavior " "Found design unit 1: pc-Behavior" {  } { { "pc.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/pc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911397 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-Behavior " "Found design unit 1: fulladd-Behavior" {  } { { "fulladd.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/fulladd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911401 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/fulladd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911403 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavior " "Found design unit 1: ALU-Behavior" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911405 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-Behavior " "Found design unit 1: adder32-Behavior" {  } { { "adder32.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911407 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-Behavior " "Found design unit 1: adder16-Behavior" {  } { { "adder16.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911409 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-Behavior " "Found design unit 1: adder4-Behavior" {  } { { "adder4.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911412 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavior " "Found design unit 1: add-Behavior" {  } { { "add.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911414 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/add.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-Behavior " "Found design unit 1: Data_Path-Behavior" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911416 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-Behavior " "Found design unit 1: LZE-Behavior" {  } { { "LZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/LZE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911418 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-Behavior " "Found design unit 1: UZE-Behavior" {  } { { "UZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/UZE.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911420 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "UZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red.vhd 2 1 " "Found 2 design units, including 1 entities, in source file red.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-Behavior " "Found design unit 1: RED-Behavior" {  } { { "RED.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/RED.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911422 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "RED.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-Behavior " "Found design unit 1: mux4to1-Behavior" {  } { { "mux4to1.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/mux4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911425 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064911425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064911425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_path " "Elaborating entity \"data_path\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679064911461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_C data_path.vhd(25) " "VHDL Signal Declaration warning at data_path.vhd(25): used implicit default value for signal \"Out_C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679064911461 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_Z data_path.vhd(26) " "VHDL Signal Declaration warning at data_path.vhd(26): used implicit default value for signal \"Out_Z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1679064911461 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag data_path.vhd(164) " "Verilog HDL or VHDL warning at data_path.vhd(164): object \"zero_flag\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679064911461 "|data_path"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_flag data_path.vhd(165) " "Verilog HDL or VHDL warning at data_path.vhd(165): object \"carry_flag\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1679064911461 "|data_path"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp data_path.vhd(166) " "VHDL Signal Declaration warning at data_path.vhd(166): used explicit default value for signal \"temp\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679064911461 "|data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:IR " "Elaborating entity \"register32\" for hierarchy \"register32:IR\"" {  } { { "data_path.vhd" "IR" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LZE LZE:LZE_PC " "Elaborating entity \"LZE\" for hierarchy \"LZE:LZE_PC\"" {  } { { "data_path.vhd" "LZE_PC" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911461 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros LZE.vhd(12) " "VHDL Signal Declaration warning at LZE.vhd(12): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "LZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/LZE.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679064911461 "|data_path|LZE:LZE_PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC0 " "Elaborating entity \"pc\" for hierarchy \"pc:PC0\"" {  } { { "data_path.vhd" "PC0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add pc:PC0\|add:add0 " "Elaborating entity \"add\" for hierarchy \"pc:PC0\|add:add0\"" {  } { { "pc.vhd" "add0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/pc.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 pc:PC0\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"pc:PC0\|mux2to1:mux0\"" {  } { { "pc.vhd" "mux0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/pc.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RED RED:RED_Data_Mem " "Elaborating entity \"RED\" for hierarchy \"RED:RED_Data_Mem\"" {  } { { "data_path.vhd" "RED_Data_Mem" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:Data_Mem0 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:Data_Mem0\"" {  } { { "data_path.vhd" "Data_Mem0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UZE UZE:UZE_IM_MUX1 " "Elaborating entity \"UZE\" for hierarchy \"UZE:UZE_IM_MUX1\"" {  } { { "data_path.vhd" "UZE_IM_MUX1" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911481 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros UZE.vhd(12) " "VHDL Signal Declaration warning at UZE.vhd(12): used explicit default value for signal \"zeros\" because signal was never assigned a value" {  } { { "UZE.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/UZE.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1679064911481 "|data_path|UZE:UZE_IM_MUX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:IM_MUX2a " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:IM_MUX2a\"" {  } { { "data_path.vhd" "IM_MUX2a" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU0\"" {  } { { "data_path.vhd" "ALU0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_add ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"result_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679064911481 "|data_path|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_add ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"cout_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679064911481 "|data_path|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_sub ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"result_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679064911481 "|data_path|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout_sub ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"cout_sub\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679064911491 "|data_path|ALU:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_s ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"result_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1679064911491 "|data_path|ALU:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 ALU:ALU0\|adder32:add0 " "Elaborating entity \"adder32\" for hierarchy \"ALU:ALU0\|adder32:add0\"" {  } { { "ALU.vhd" "add0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/ALU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 ALU:ALU0\|adder32:add0\|adder16:stage0 " "Elaborating entity \"adder16\" for hierarchy \"ALU:ALU0\|adder32:add0\|adder16:stage0\"" {  } { { "adder32.vhd" "stage0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder32.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0 " "Elaborating entity \"adder4\" for hierarchy \"ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\"" {  } { { "adder16.vhd" "stage0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"ALU:ALU0\|adder32:add0\|adder16:stage0\|adder4:stage0\|fulladd:stage0\"" {  } { { "adder4.vhd" "stage0" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/adder4.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064911492 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred dual-clock RAM node \"data_mem:Data_Mem0\|DATAMEM_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1679064911862 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem:Data_Mem0\|DATAMEM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem:Data_Mem0\|DATAMEM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1679064912012 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1679064912012 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1679064912012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Elaborated megafunction instantiation \"data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0 " "Instantiated megafunction \"data_mem:Data_Mem0\|altsyncram:DATAMEM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679064912052 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1679064912052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/db/altsyncram_hie1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679064912102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679064912102 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out_C GND " "Pin \"Out_C\" is stuck at GND" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679064912623 "|data_path|Out_C"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_Z GND " "Pin \"Out_Z\" is stuck at GND" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679064912623 "|data_path|Out_Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679064912623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679064912722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679064915716 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064915716 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_C " "No output dependent on input pin \"Clr_C\"" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064915806 "|data_path|Clr_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_C " "No output dependent on input pin \"Ld_C\"" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064915806 "|data_path|Ld_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_Z " "No output dependent on input pin \"Clr_Z\"" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064915806 "|data_path|Clr_Z"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_Z " "No output dependent on input pin \"Ld_Z\"" {  } { { "data_path.vhd" "" { Text "C:/COE608/4.2/COE608-Lab4b/coe608_lab4b/data_path.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679064915806 "|data_path|Ld_Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1679064915806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1035 " "Implemented 1035 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679064915806 ""} { "Info" "ICUT_CUT_TM_OPINS" "266 " "Implemented 266 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679064915806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "677 " "Implemented 677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679064915806 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1679064915806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679064915806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679064915826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 10:55:15 2023 " "Processing ended: Fri Mar 17 10:55:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679064915826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679064915826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679064915826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679064915826 ""}
