// Seed: 2006251515
module module_0;
  wire id_2;
  assign id_1 = 1;
  wire id_3;
  assign module_1.id_2 = 0;
  assign id_1 = -1'h0 * -1;
endmodule
module module_1;
  assign id_1 = -1;
  module_0 modCall_1 ();
  tri1 id_2 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8 = id_2;
  module_0 modCall_1 ();
endmodule
