Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 05:53:38 2023
| Host         : HHR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file miniRV_SoC_control_sets_placed.rpt
| Design       : miniRV_SoC
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    82 |
|    Minimum number of control sets                        |    82 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    82 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    78 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             200 |          145 |
| No           | No                    | Yes                    |             397 |          148 |
| No           | Yes                   | No                     |              64 |           35 |
| Yes          | No                    | No                     |             224 |          111 |
| Yes          | No                    | Yes                    |              45 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                                         Enable Signal                                         |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Core_cpu/CU/E[0]                      |                                                                                               |                                       |                1 |              2 |         2.00 |
|  Core_cpu/CU/CU_sext_op_reg[2]_i_2_n_3 |                                                                                               |                                       |                1 |              3 |         3.00 |
| ~Core_cpu/CU/IF_ID_inst_reg[3]         |                                                                                               |                                       |                2 |              5 |         2.50 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/Bus_wen_reg_0[0]                                                                     | fpga_rst_IBUF                         |                2 |              5 |         2.50 |
|  fpga_clk_IBUF_BUFG                    | Digital_LEDs/cnt_end                                                                          | fpga_rst_IBUF                         |                6 |             16 |         2.67 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/Bus_addr_reg[4]_0[0]                                                                 | fpga_rst_IBUF                         |               18 |             24 |         1.33 |
|  n_2_897_BUFG                          |                                                                                               |                                       |               19 |             32 |         1.68 |
|  n_0_33_BUFG                           |                                                                                               | Core_cpu/ID_WB/RF_rD1_reg[31]_i_2_n_3 |               15 |             32 |         2.13 |
|  n_1_31_BUFG                           |                                                                                               | Core_cpu/ID_WB/RF_rD2_reg[31]_i_2_n_3 |               20 |             32 |         1.60 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[3][31]_i_1_n_3                                                          |                                       |               14 |             32 |         2.29 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[7][31]_i_1_n_3                                                          |                                       |               17 |             32 |         1.88 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[4][31]_i_1_n_3                                                          |                                       |               17 |             32 |         1.88 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[2][31]_i_1_n_3                                                          |                                       |               17 |             32 |         1.88 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[6][31]_i_1_n_3                                                          |                                       |               15 |             32 |         2.13 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[1][31]_i_1_n_3                                                          |                                       |               16 |             32 |         2.00 |
|  fpga_clk_IBUF_BUFG                    | Core_cpu/ID_WB/RF_reg[5][31]_i_1_n_3                                                          |                                       |               15 |             32 |         2.13 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5120_5375_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0     |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5888_6143_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5632_5887_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0       |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10240_10495_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10496_10751_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11520_11775_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12288_12543_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12544_12799_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13056_13311_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13568_13823_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14080_14335_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13824_14079_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15616_15871_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_16128_16383_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0     |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4096_4351_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4608_4863_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4352_4607_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_4864_5119_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6144_6399_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6656_6911_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7168_7423_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6912_7167_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7680_7935_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14592_14847_0_0_i_1_n_0 |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8448_8703_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8192_8447_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8704_8959_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_8960_9215_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9216_9471_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_0_0_i_1_n_0  |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_0_0_i_1_n_0   |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    | Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0    |                                       |               32 |            128 |         4.00 |
|  fpga_clk_IBUF_BUFG                    |                                                                                               |                                       |              122 |            158 |         1.30 |
|  fpga_clk_IBUF_BUFG                    |                                                                                               | fpga_rst_IBUF                         |              148 |            397 |         2.68 |
+----------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


