verilog work "DFF.v"
verilog work "Clock_Divider.v"
verilog work "Add_by_1.v"
verilog work "Struct_4_bit_counter.v"
verilog work "Structural_TestBench.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
