# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim testbench 
# Start time: 16:05:04 on Jul 28,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.if_id
# Loading work.id_ex
# ** Warning: (vsim-3017) testbench.sv(29): [TFMPC] - Too few port connections. Expected 32, found 6.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/id_ex0 File: stages/id_ex/id_ex.sv
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'addressRegisterRtIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'addressRegisterRdIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'regDstIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'jumpIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'branchIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memReadIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memToRegIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'aluOpIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memWriteIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'aluSrcIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'regWriteIn'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'readRegister0Out'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'readRegister1Out'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'immediateExtendedOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'pcMore4Out'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'addressRegisterRtOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'addressRegisterRdOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'regDstOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'jumpOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'branchOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memReadOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memToRegOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'aluOpOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'memWriteOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'aluSrcOut'.
# ** Warning: (vsim-3722) testbench.sv(29): [TFMPC] - Missing connection for port 'regWriteOut'.
add wave -position end  sim:/testbench/clk
add wave -position end  sim:/testbench/reset
add wave -position end  sim:/testbench/pc40In
add wave -position end  sim:/testbench/inst0In
add wave -position end  sim:/testbench/clk_extends
add wave -position end  sim:/testbench/pc40Out
add wave -position end  sim:/testbench/inst0out
add wave -position end  sim:/testbench/pc41Out
add wave -position end  sim:/testbench/inst1out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Leandro Lázaro  Hostname: PC-LEANDRO  ProcessID: 7516
# 
#           Attempting to use alternate WLF file "./wlft488sd2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft488sd2
# 
run
# End time: 16:07:22 on Jul 28,2019, Elapsed time: 0:02:18
# Errors: 0, Warnings: 29
