{"vcs1":{"timestamp_begin":1750199221.634451708, "rt":0.94, "ut":0.14, "st":0.07}}
{"vcselab":{"timestamp_begin":1750199222.623060724, "rt":0.75, "ut":0.10, "st":0.02}}
{"link":{"timestamp_begin":1750199223.410382095, "rt":0.21, "ut":0.11, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750199221.261620826}
{"VCS_COMP_START_TIME": 1750199221.261620826}
{"VCS_COMP_END_TIME": 1750199225.116063599}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog ../FPAddSub.sv ../FPAddSub_AlignModule.sv ../FPAddSub_AlignShift1.sv ../FPAddSub_AlignShift2.sv ../FPAddSub_ExceptionModule.sv ../FPAddSub_ExecutionModule.sv ../FPAddSub_NormalizeModule.sv ../FPAddSub_NormalizeShift1.sv ../FPAddSub_NormalizeShift2.sv ../FPAddSub_PrealignModule.sv ../FPAddSub_RoundModule.sv ../FPAddSub_tb.sv -debug_access+all -kdb -lca"}
{"vcs1": {"peak_mem": 528836}}
{"stitch_vcselab": {"peak_mem": 246940}}
