Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Feb 28 16:46:46 2019
| Host         : LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MipsCPU_control_sets_placed.rpt
| Design       : MipsCPU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            2 |
|     15 |            1 |
|    16+ |           54 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1136 |          675 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+-----------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+-----------------------+------------------+----------------+
|  cp_IBUF_BUFG        |                               |                       |                2 |              2 |
|  mips_dispaly/xx/CLK |                               |                       |                1 |              3 |
|  change_IBUF_BUFG    |                               |                       |                1 |              3 |
|  cp_IBUF_BUFG        |                               | mips_dispaly/xx/clear |                4 |             15 |
|  clk_BUFG            | mips_rom/B_success            | reset_IBUF            |                4 |             16 |
|  clk_BUFG            | mips_rom/jmp                  | reset_IBUF            |                4 |             16 |
|  cp_IBUF_BUFG        |                               | fp/clear              |                8 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[22][31][0]  | reset_IBUF            |               28 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[5][31][0]   | reset_IBUF            |               15 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[17][31][0]  | reset_IBUF            |               21 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[8][31][0]   | reset_IBUF            |               23 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[26][31][0]  | reset_IBUF            |               17 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[3][31][0]   | reset_IBUF            |               16 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[9][31][0]   | reset_IBUF            |               23 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[6][31][0]   | reset_IBUF            |               23 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[7][31][0]   | reset_IBUF            |               23 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[21][31][0]  | reset_IBUF            |               18 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[20][31][0]  | reset_IBUF            |               25 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[29][31][0]  | reset_IBUF            |               18 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[2][31][0]   | reset_IBUF            |               15 |             32 |
|  clk_BUFG            | mips_rom/data_reg[31]_0[0]    | reset_IBUF            |               19 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[12][31][0]  | reset_IBUF            |               20 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[10][31][0]  | reset_IBUF            |               17 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[13][31][0]  | reset_IBUF            |               17 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[16][31][0]  | reset_IBUF            |               20 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[18][31][0]  | reset_IBUF            |               20 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[11][31][0]  | reset_IBUF            |               15 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[14][31][0]  | reset_IBUF            |               18 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[19][31][0]  | reset_IBUF            |               15 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[28][31][0]  | reset_IBUF            |               17 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[15][31][0]  | reset_IBUF            |               19 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[0][31][0]   | reset_IBUF            |               21 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[31][31][0]  | reset_IBUF            |               25 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[24][31][0]  | reset_IBUF            |               20 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[30][31][0]  | reset_IBUF            |               22 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[1][31]_1[0] | reset_IBUF            |               18 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[23][31][0]  | reset_IBUF            |               29 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[25][31][0]  | reset_IBUF            |               19 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[27][31][0]  | reset_IBUF            |               16 |             32 |
|  clk_BUFG            | mips_rom/regs_reg[4][31][0]   | reset_IBUF            |               17 |             32 |
|  n_0_3501_BUFG       |                               |                       |               32 |             38 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_0     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_1     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_14    |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_2     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_4     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_5     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_6     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_7     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_9     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_8     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_13    |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_10    |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_12    |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]       |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_3     |                       |               11 |             44 |
|  clk_BUFG            | mips_alu/regs_reg[1][0]_11    |                       |               11 |             44 |
|  clk_BUFG            | mips_rom/E[0]                 | reset_IBUF            |               18 |             48 |
+----------------------+-------------------------------+-----------------------+------------------+----------------+


