
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v
# synth_design -part xc7z020clg484-3 -top DropSpinWrapper -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top DropSpinWrapper -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41770 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1503.531 ; gain = 30.895 ; free physical = 245272 ; free virtual = 313592
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DropSpinWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13984]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock5' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13984]
INFO: [Synth 8-6157] synthesizing module 'Absorber' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12085]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13927]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13927]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13870]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13870]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4164]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4817]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4779]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4769]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4741]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4731]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4703]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4693]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4665]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4655]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4627]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4617]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4589]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4579]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4569]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4541]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4531]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4521]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4493]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4483]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4473]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4445]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4164]
INFO: [Synth 8-6155] done synthesizing module 'Absorber' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12085]
INFO: [Synth 8-6157] synthesizing module 'ScattererReflectorWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2469]
INFO: [Synth 8-6157] synthesizing module 'Memory_Wrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12022]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12057]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12057]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Wrapper' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:12022]
INFO: [Synth 8-6157] synthesizing module 'Scatterer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7296]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11798]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11798]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7200]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7200]
INFO: [Synth 8-6157] synthesizing module 'sub_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11770]
INFO: [Synth 8-6155] done synthesizing module 'sub_32b' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11770]
INFO: [Synth 8-6157] synthesizing module 'add_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11784]
INFO: [Synth 8-6155] done synthesizing module 'add_32b' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11784]
INFO: [Synth 8-6155] done synthesizing module 'Scatterer' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7296]
INFO: [Synth 8-6157] synthesizing module 'Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4959]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock_Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7209]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock_Reflector' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:7209]
INFO: [Synth 8-6155] done synthesizing module 'Reflector' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4959]
INFO: [Synth 8-6157] synthesizing module 'Mult_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4900]
INFO: [Synth 8-6155] done synthesizing module 'Mult_32b' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4900]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3241]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3265]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4151]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3265]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:3241]
INFO: [Synth 8-6155] done synthesizing module 'ScattererReflectorWrapper' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:2469]
INFO: [Synth 8-6155] done synthesizing module 'DropSpinWrapper' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:54]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.297 ; gain = 116.660 ; free physical = 245046 ; free virtual = 313368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.297 ; gain = 116.660 ; free physical = 245020 ; free virtual = 313342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1597.293 ; gain = 124.656 ; free physical = 245020 ; free virtual = 313342
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:4943]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1713.605 ; gain = 240.969 ; free physical = 246057 ; free virtual = 314373
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'scattererReflector/memories/sinp_replace' (single_port_ram) to 'scattererReflector/memories/cosp_replace'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GBM0                  |           1|     27539|
|2     |Sqrt_64b__GBM1                  |           1|      7516|
|3     |Sqrt_64b__GBM2                  |           1|      9557|
|4     |Sqrt_64b__GBM3                  |           1|     15616|
|5     |Absorber__GC0                   |           1|      6810|
|6     |Div_64b_unsigned__GB0           |           1|     20250|
|7     |Div_64b_unsigned__GB1           |           1|      5802|
|8     |Div_64b_unsigned__GB2           |           1|      8413|
|9     |Div_64b_unsigned__GB3           |           1|      9555|
|10    |Div_64b__GC0                    |           1|       479|
|11    |ScattererReflectorWrapper__GCB0 |           1|     33377|
|12    |ScattererReflectorWrapper__GCB1 |           1|      3365|
|13    |ScattererReflectorWrapper__GCB2 |           1|     18790|
|14    |ScattererReflectorWrapper__GCB3 |           1|      6863|
|15    |DropSpinWrapper__GC0            |           1|     13509|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 137   
	   3 Input     64 Bit       Adders := 6     
	   4 Input     64 Bit       Adders := 60    
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 35    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 303   
	               32 Bit    Registers := 1507  
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 38    
	                1 Bit    Registers := 150   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     64 Bit        Muxes := 124   
	   2 Input     32 Bit        Muxes := 61    
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DropSpinWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
Module PhotonBlock2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module Absorber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Mult_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module InternalsBlock__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module sub_64b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module add_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module sub_32b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Scatterer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
Module Mult_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module InternalsBlock_Reflector__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module sub_64b__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module Reflector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Mult_32b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module ScattererReflectorWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
Module PhotonBlock5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'photon1q/o_y_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon1q/o_z_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13920]
INFO: [Synth 8-4471] merging register 'photon2q/o_y_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon2q/o_z_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13920]
INFO: [Synth 8-4471] merging register 'photon3q/o_y_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon3q/o_z_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13920]
INFO: [Synth 8-4471] merging register 'photon4q/o_y_reg[31:0]' into 'photon4q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon5q/o_y_reg[31:0]' into 'photon5q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon6q/o_y_reg[31:0]' into 'photon6q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon7q/o_y_reg[31:0]' into 'photon7q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon8q/o_y_reg[31:0]' into 'photon8q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon9q/o_y_reg[31:0]' into 'photon9q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon10q/o_y_reg[31:0]' into 'photon10q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon11q/o_y_reg[31:0]' into 'photon11q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon12q/o_y_reg[31:0]' into 'photon12q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-4471] merging register 'photon13q/o_y_reg[31:0]' into 'photon13q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13919]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13689]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13654]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:13653]
DSP Report: Generating DSP dwa_temp0, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
warning: Removed RAM memories/sinp_replace/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element memories/sinp_replace/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[52]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[53]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[53]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[54]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[55]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[56]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[56]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sqrt_64b__GBM1:/\one__30_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[31] )
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[0]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[1]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[2]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[3]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[4]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[5]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[6]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[7]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[8]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[9]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[10]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[11]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[12]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[13]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[14]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[15]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[16]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[17]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[18]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[19]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[20]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[21]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[22]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[23]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[24]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[25]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[26]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[27]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[28]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[29]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[30]' (FD) to 'scattererReflectori_16/i_0/memories/sinp_replace/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\memories/sinp_replace/out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[9] )
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[63] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[62] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[61] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[60] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[56] driven by constant 0
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[53]' (FD) to 'one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[55]' (FD) to 'one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[54]' (FD) to 'one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[52]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[50]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[51]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[48]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[1]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[63]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[3]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[5]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[7]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[9]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[11]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[13]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[15]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[17]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[19]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[21]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[23]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[25]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[27]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[29]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[31]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[33]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[35]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[37]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[39]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[41]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[43]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[45]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[47]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[51]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[53]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[55]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[57]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[58]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[59]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[60]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[61]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__3_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'res__7_q_reg[62]' (FD) to 'res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[63]' (FD) to 'res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__7_q_reg[63]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[27]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[23]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[25]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[17]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[15]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[19]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[21]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[7]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[5]' (FD) to 'one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[1]' (FD) to 'one__7_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[3]' (FD) to 'one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[13]' (FD) to 'one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[9]' (FD) to 'one__7_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[11]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[41]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[37]' (FD) to 'one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'one__7_q_reg[39]' (FD) to 'one__7_q_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__7_q_reg[49] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[56] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[55] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O12[54] driven by constant 0
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11972]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11973]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11974]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11975]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11976]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11978]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11979]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11980]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11982]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11983]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11984]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11985]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11986]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11987]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11988]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11989]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11990]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11991]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11992]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11993]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11994]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11972]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11973]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11974]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11975]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11976]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11978]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11979]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11980]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11982]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11983]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11984]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11985]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11986]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11987]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11988]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11989]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11990]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11991]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11992]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11993]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11994]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11972]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11973]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11974]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11975]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11976]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11979]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11980]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11982]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11983]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11984]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11985]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11986]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11987]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11988]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11989]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11990]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11991]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11992]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11993]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11994]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11972]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11973]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11974]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11975]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11976]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11979]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11980]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11982]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11983]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11984]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11985]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11986]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11987]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11988]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11989]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11990]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11991]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11992]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11993]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11994]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_cost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11972]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper.v:11973]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[28] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[27] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[26] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[25] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[24] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[23] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[22] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[21] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[20] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[19] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[18] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[17] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[16] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[15] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[14] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[13] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[12] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[11] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[10] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[9] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[8] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[7] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[6] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[5] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[4] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[3] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[2] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[1] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[0] driven by constant 1
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1904.688 ; gain = 432.051 ; free physical = 242319 ; free virtual = 310669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DropSpinWrapper | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DropSpinWrapper | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DropSpinWrapper | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DropSpinWrapper | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DropSpinWrapper | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b        | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GBM0                  |           2|     12140|
|2     |Sqrt_64b__GBM1                  |           2|      6013|
|3     |Sqrt_64b__GBM2                  |           2|      9266|
|4     |Sqrt_64b__GBM3                  |           2|     13136|
|5     |Absorber__GC0                   |           1|      3098|
|6     |Div_64b_unsigned__GB0           |           1|     13228|
|7     |Div_64b_unsigned__GB1           |           1|      3699|
|8     |Div_64b_unsigned__GB2           |           1|      5108|
|9     |Div_64b_unsigned__GB3           |           1|      5627|
|10    |Div_64b__GC0                    |           1|       272|
|11    |ScattererReflectorWrapper__GCB0 |           1|      3960|
|12    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|13    |ScattererReflectorWrapper__GCB2 |           1|      5406|
|14    |ScattererReflectorWrapper__GCB3 |           1|      3831|
|15    |DropSpinWrapper__GC0            |           1|     12229|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 1904.688 ; gain = 432.051 ; free physical = 244526 ; free virtual = 312873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GBM0                  |           1|     10005|
|2     |Sqrt_64b__GBM1                  |           1|      3609|
|3     |Sqrt_64b__GBM2                  |           1|      7431|
|4     |Sqrt_64b__GBM3                  |           1|      8724|
|5     |Absorber__GC0                   |           1|      3098|
|6     |Div_64b_unsigned__GB0           |           1|     12535|
|7     |Div_64b_unsigned__GB1           |           1|      3583|
|8     |Div_64b_unsigned__GB2           |           1|      4991|
|9     |Div_64b_unsigned__GB3           |           1|      5473|
|10    |Div_64b__GC0                    |           1|       225|
|11    |ScattererReflectorWrapper__GCB0 |           1|      3888|
|12    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|13    |ScattererReflectorWrapper__GCB2 |           1|      5373|
|14    |ScattererReflectorWrapper__GCB3 |           1|      3355|
|15    |DropSpinWrapper__GC0            |           1|     12229|
|16    |Sqrt_64b__GBM0__1               |           1|     11517|
|17    |Sqrt_64b__GBM2__1               |           1|      7431|
|18    |Sqrt_64b__GBM3__1               |           1|      8724|
|19    |Sqrt_64b__GBM1__1               |           1|      3609|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:37 . Memory (MB): peak = 1916.605 ; gain = 443.969 ; free physical = 245258 ; free virtual = 313607
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Sqrt_64b__GBM0                  |           1|      4984|
|2     |Sqrt_64b__GBM1                  |           1|      1409|
|3     |Sqrt_64b__GBM2                  |           1|      2259|
|4     |Sqrt_64b__GBM3                  |           1|      3381|
|5     |Absorber__GC0                   |           1|      2638|
|6     |Div_64b_unsigned__GB0           |           1|      7292|
|7     |Div_64b_unsigned__GB1           |           1|      2253|
|8     |Div_64b_unsigned__GB2           |           1|      3496|
|9     |Div_64b_unsigned__GB3           |           1|      3591|
|10    |Div_64b__GC0                    |           1|       128|
|11    |ScattererReflectorWrapper__GCB0 |           1|      3500|
|12    |ScattererReflectorWrapper__GCB1 |           1|      1267|
|13    |ScattererReflectorWrapper__GCB2 |           1|      2977|
|14    |ScattererReflectorWrapper__GCB3 |           1|      2453|
|15    |DropSpinWrapper__GC0            |           1|     12029|
|16    |Sqrt_64b__GBM0__1               |           1|      5356|
|17    |Sqrt_64b__GBM2__1               |           1|      2259|
|18    |Sqrt_64b__GBM3__1               |           1|      3381|
|19    |Sqrt_64b__GBM1__1               |           1|      1409|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61]_inv.
INFO: [Synth 8-5365] Flop scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63] is being inverted and renamed to scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244342 ; free virtual = 312727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:45 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244309 ; free virtual = 312694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244213 ; free virtual = 312598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:47 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244210 ; free virtual = 312595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244107 ; free virtual = 312492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244107 ; free virtual = 312492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[63]             | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[60]             | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[57]             | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[54]             | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[51]             | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[48]             | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[45]             | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[42]             | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[39]             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[36]             | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[33]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[30]             | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[27]             | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[23]             | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[19]             | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[15]             | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DropSpinWrapper | scattererReflector/divide1_16/div_temp/quo18_q_reg[11]             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DropSpinWrapper | absorb/photon4/o_z_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DropSpinWrapper | absorb/photon14/o_z_reg                                            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DropSpinWrapper | absorb/photon17q/o_z_reg[31]                                       | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|DropSpinWrapper | absorb/photon37/o_x_reg[31]                                        | 20     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|DropSpinWrapper | absorb/photon17/o_x_reg[31]                                        | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|DropSpinWrapper | scattererReflector/scatterer_0/pipeReg33/o_uxUz_reg[31]            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|DropSpinWrapper | scattererReflector/scatterer_0/pipeReg35/o_sqrtOneMinusUz2_reg[30] | 20     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|DropSpinWrapper | scattererReflector/reflector_0/pipeReg35/o_uz2_reg[31]             | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DropSpinWrapper | photon14/o_hit_reg                                                 | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DropSpinWrapper | photon35/o_hit_reg                                                 | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DropSpinWrapper | photon37/o_x_reg[31]                                               | 36     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon37/o_y_reg[31]                                               | 36     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon14/o_z_reg[31]                                               | 14     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|DropSpinWrapper | photon37/o_z_reg[31]                                               | 23     | 11    | YES          | NO                 | YES               | 0      | 11      | 
|DropSpinWrapper | photon37/o_z_reg[20]                                               | 37     | 21    | YES          | NO                 | YES               | 0      | 42      | 
|DropSpinWrapper | photon33/o_ux_reg[31]                                              | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|DropSpinWrapper | photon32/o_uy_reg[31]                                              | 32     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|DropSpinWrapper | photon32/o_uz_reg[31]                                              | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|DropSpinWrapper | photon37/o_sz_reg[31]                                              | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon37/o_sr_reg[31]                                              | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon37/o_sleftz_reg[31]                                          | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon37/o_sleftr_reg[31]                                          | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|DropSpinWrapper | photon31/o_layer_reg[2]                                            | 27     | 3     | YES          | NO                 | YES               | 0      | 3       | 
|DropSpinWrapper | photon35/o_layer_reg[2]                                            | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|DropSpinWrapper | scattererReflector/reflector_0/pipeReg37/o_uz2_reg[30]             | 22     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|DropSpinWrapper | photon36/o_dead_reg                                                | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+----------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  5829|
|2     |DSP48E1 |    72|
|3     |LUT1    |  2720|
|4     |LUT2    |  5375|
|5     |LUT3    |  8426|
|6     |LUT4    |  6741|
|7     |LUT5    |  7787|
|8     |LUT6    |  7151|
|9     |MUXF7   |    96|
|10    |MUXF8   |    33|
|11    |SRL16E  |   131|
|12    |SRLC32E |   672|
|13    |FDRE    |  8105|
|14    |FDSE    |   282|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+----------------------------+------+
|      |Instance              |Module                      |Cells |
+------+----------------------+----------------------------+------+
|1     |top                   |                            | 53420|
|2     |  absorb              |Absorber                    | 13733|
|3     |    photon1           |PhotonBlock2                |    33|
|4     |    photon12          |PhotonBlock2_71             |     1|
|5     |    photon13          |PhotonBlock2_72             |     2|
|6     |    photon14          |PhotonBlock2_73             |     1|
|7     |    photon15          |PhotonBlock2_74             |    32|
|8     |    photon15q         |PhotonBlock1                |   121|
|9     |    photon16          |PhotonBlock2_75             |    64|
|10    |    photon16q         |PhotonBlock1_76             |    79|
|11    |    photon17          |PhotonBlock2_77             |    32|
|12    |    photon17q         |PhotonBlock1_78             |   169|
|13    |    photon18q         |PhotonBlock1_79             |    21|
|14    |    photon2           |PhotonBlock2_80             |    34|
|15    |    photon3           |PhotonBlock2_81             |    76|
|16    |    photon35          |PhotonBlock2_82             |    33|
|17    |    photon36          |PhotonBlock2_83             |    64|
|18    |    photon37          |PhotonBlock2_84             |    32|
|19    |    photon4           |PhotonBlock2_85             |    66|
|20    |    photon5           |PhotonBlock2_86             |     1|
|21    |    squareRoot        |Sqrt_64b_87                 | 12303|
|22    |  photon1             |PhotonBlock5                |   274|
|23    |  photon10            |PhotonBlock5_0              |     2|
|24    |  photon11            |PhotonBlock5_1              |     2|
|25    |  photon12            |PhotonBlock5_2              |    14|
|26    |  photon13            |PhotonBlock5_3              |    26|
|27    |  photon14            |PhotonBlock5_4              |    22|
|28    |  photon15            |PhotonBlock5_5              |     2|
|29    |  photon16            |PhotonBlock5_6              |     2|
|30    |  photon17            |PhotonBlock5_7              |     2|
|31    |  photon18            |PhotonBlock5_8              |     2|
|32    |  photon19            |PhotonBlock5_9              |     2|
|33    |  photon2             |PhotonBlock5_10             |    69|
|34    |  photon20            |PhotonBlock5_11             |     2|
|35    |  photon21            |PhotonBlock5_12             |     2|
|36    |  photon22            |PhotonBlock5_13             |     2|
|37    |  photon23            |PhotonBlock5_14             |     2|
|38    |  photon24            |PhotonBlock5_15             |     2|
|39    |  photon25            |PhotonBlock5_16             |     2|
|40    |  photon26            |PhotonBlock5_17             |     2|
|41    |  photon27            |PhotonBlock5_18             |     2|
|42    |  photon28            |PhotonBlock5_19             |     2|
|43    |  photon29            |PhotonBlock5_20             |     5|
|44    |  photon3             |PhotonBlock5_21             |   366|
|45    |  photon30            |PhotonBlock5_22             |    72|
|46    |  photon31            |PhotonBlock5_23             |   168|
|47    |  photon32            |PhotonBlock5_24             |   454|
|48    |  photon33            |PhotonBlock5_25             |   308|
|49    |  photon34            |PhotonBlock5_26             |   111|
|50    |  photon35            |PhotonBlock5_27             |  1065|
|51    |  photon36            |PhotonBlock5_28             |   902|
|52    |  photon37            |PhotonBlock5_29             |   233|
|53    |  photon4             |PhotonBlock5_30             |    69|
|54    |  photon5             |PhotonBlock5_31             |     2|
|55    |  photon6             |PhotonBlock5_32             |     2|
|56    |  photon7             |PhotonBlock5_33             |     2|
|57    |  photon8             |PhotonBlock5_34             |     2|
|58    |  photon9             |PhotonBlock5_35             |     2|
|59    |  scattererReflector  |ScattererReflectorWrapper   | 35329|
|60    |    multiplier3_36    |Mult_32b_45                 |   301|
|61    |    multiplier4_34    |Mult_32b_46                 |   269|
|62    |    divide1_16        |Div_64b                     | 16357|
|63    |      div_temp        |Div_64b_unsigned            | 16357|
|64    |    multiplier1_2     |Mult_32b                    |    63|
|65    |    multiplier1_33    |Mult_32b_36                 |   206|
|66    |    multiplier1_34    |Mult_32b_37                 |   206|
|67    |    multiplier1_36    |Mult_32b_38                 |   280|
|68    |    multiplier1_4     |Mult_32b_39                 |   206|
|69    |    multiplier2_33    |Mult_32b_40                 |   206|
|70    |    multiplier2_34    |Mult_32b_41                 |   269|
|71    |    multiplier2_36    |Mult_32b_42                 |   292|
|72    |    multiplier3_33    |Mult_32b_43                 |   143|
|73    |    multiplier3_34    |Mult_32b_44                 |   332|
|74    |    multiplier4_36    |Mult_32b_47                 |   300|
|75    |    multiplier5_36    |Mult_32b_48                 |   206|
|76    |    multiplier6_36    |Mult_32b_49                 |   206|
|77    |    reflector_0       |Reflector                   |   953|
|78    |      oneMinusUz2_sub |sub_64b_62                  |    31|
|79    |      pipeReg2        |InternalsBlock_Reflector    |    31|
|80    |      pipeReg3        |InternalsBlock_Reflector_63 |    63|
|81    |      pipeReg33       |InternalsBlock_Reflector_64 |     1|
|82    |      pipeReg34       |InternalsBlock_Reflector_65 |     2|
|83    |      pipeReg35       |InternalsBlock_Reflector_66 |    32|
|84    |      pipeReg36       |InternalsBlock_Reflector_67 |   127|
|85    |      pipeReg37       |InternalsBlock_Reflector_68 |   136|
|86    |      pipeReg4        |InternalsBlock_Reflector_69 |    61|
|87    |      pipeReg5        |InternalsBlock_Reflector_70 |   125|
|88    |    scatterer_0       |Scatterer                   |  1868|
|89    |      oneMinusUz2_sub |sub_64b                     |    62|
|90    |      pipeReg2        |InternalsBlock              |    85|
|91    |      pipeReg3        |InternalsBlock_50           |    64|
|92    |      pipeReg31       |InternalsBlock_51           |    32|
|93    |      pipeReg32       |InternalsBlock_52           |    64|
|94    |      pipeReg33       |InternalsBlock_53           |   239|
|95    |      pipeReg34       |InternalsBlock_54           |   318|
|96    |      pipeReg35       |InternalsBlock_55           |   233|
|97    |      pipeReg36       |InternalsBlock_56           |   475|
|98    |      pipeReg4        |InternalsBlock_57           |    64|
|99    |      pipeReg5        |InternalsBlock_58           |    64|
|100   |      uxNumer_sub     |sub_32b                     |     8|
|101   |      ux_add          |add_32b                     |     8|
|102   |      uyNumer_add     |add_32b_59                  |    40|
|103   |      uy_add          |add_32b_60                  |     8|
|104   |      uz_sub          |sub_32b_61                  |     8|
|105   |    squareRoot1_6     |Sqrt_64b                    | 12666|
+------+----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:48 . Memory (MB): peak = 1927.922 ; gain = 455.285 ; free physical = 244107 ; free virtual = 312493
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 755 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:19 ; elapsed = 00:01:53 . Memory (MB): peak = 1931.828 ; gain = 459.191 ; free physical = 246108 ; free virtual = 314495
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:53 . Memory (MB): peak = 1931.828 ; gain = 459.191 ; free physical = 246118 ; free virtual = 314499
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6030 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2033.086 ; gain = 0.000 ; free physical = 245203 ; free virtual = 313584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
421 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:01 . Memory (MB): peak = 2033.086 ; gain = 560.547 ; free physical = 245280 ; free virtual = 313662
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2630.312 ; gain = 597.227 ; free physical = 245082 ; free virtual = 313462
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2630.312 ; gain = 0.000 ; free physical = 245073 ; free virtual = 313453
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2654.324 ; gain = 0.000 ; free physical = 244973 ; free virtual = 313398
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2654.332 ; gain = 24.020 ; free physical = 245606 ; free virtual = 313997
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2710.852 ; gain = 56.520 ; free physical = 244904 ; free virtual = 313295
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2852.016 ; gain = 0.004 ; free physical = 244505 ; free virtual = 312898

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15e08130c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 244458 ; free virtual = 312851

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c6abc552

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 244474 ; free virtual = 312868
INFO: [Opt 31-389] Phase Retarget created 214 cells and removed 285 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f97fa24a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 244466 ; free virtual = 312860
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: abea76c6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245566 ; free virtual = 313958
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: abea76c6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245576 ; free virtual = 313968
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10d53a072

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245177 ; free virtual = 313569
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10d53a072

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245162 ; free virtual = 313555
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             214  |             285  |                                              0  |
|  Constant propagation         |              17  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245158 ; free virtual = 313551
Ending Logic Optimization Task | Checksum: 10d53a072

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245147 ; free virtual = 313539

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10d53a072

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245145 ; free virtual = 313537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10d53a072

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245152 ; free virtual = 313544

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245151 ; free virtual = 313543
Ending Netlist Obfuscation Task | Checksum: 10d53a072

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2852.016 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313486
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2852.016 ; gain = 0.004 ; free physical = 245049 ; free virtual = 313441
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10d53a072
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module DropSpinWrapper ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.983 | TNS=-23363.982 |
PSMgr Creation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3304.086 ; gain = 69.016 ; free physical = 245334 ; free virtual = 313725
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:05 . Memory (MB): peak = 3529.781 ; gain = 294.711 ; free physical = 245081 ; free virtual = 313471
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.359 ; gain = 59.578 ; free physical = 244916 ; free virtual = 313308
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244689 ; free virtual = 313139
Power optimization passes: Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 3589.359 ; gain = 354.289 ; free physical = 244668 ; free virtual = 313118

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 245222 ; free virtual = 313672


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design DropSpinWrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 11 Total: 8386
Number of SRLs augmented: 0  newly gated: 0 Total: 803
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/11 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 19d6b1f7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 245046 ; free virtual = 313496
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 19d6b1f7f
Power optimization: Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3589.359 ; gain = 737.344 ; free physical = 245147 ; free virtual = 313598
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 16445816 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 146e67907

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 245042 ; free virtual = 313493
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 146e67907

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244952 ; free virtual = 313403
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 146e67907

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244758 ; free virtual = 313208
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 146e67907

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244727 ; free virtual = 313177
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 146e67907

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244724 ; free virtual = 313174

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244723 ; free virtual = 313174
Ending Netlist Obfuscation Task | Checksum: 146e67907

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244719 ; free virtual = 313170
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3589.359 ; gain = 737.344 ; free physical = 244719 ; free virtual = 313170
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244011 ; free virtual = 312463
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a7d5f469

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244015 ; free virtual = 312467
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244548 ; free virtual = 313000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7eb39fb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243976 ; free virtual = 312429

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 172bca310

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242735 ; free virtual = 311206

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 172bca310

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242716 ; free virtual = 311184
Phase 1 Placer Initialization | Checksum: 172bca310

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242703 ; free virtual = 311172

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11ca39265

Time (s): cpu = 00:00:46 ; elapsed = 00:00:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242488 ; free virtual = 310963

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net photon35/B[9] could not be optimized because driver photon35/c_tmp1_i_22 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[11] could not be optimized because driver photon35/c_tmp1_i_20 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[13] could not be optimized because driver photon35/c_tmp1_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[12] could not be optimized because driver photon35/c_tmp1_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[5] could not be optimized because driver photon35/c_tmp1_i_26 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[14] could not be optimized because driver photon35/c_tmp1_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[8] could not be optimized because driver photon35/c_tmp1_i_23 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[15] could not be optimized because driver photon35/c_tmp1_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[6] could not be optimized because driver photon35/c_tmp1_i_25 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[10] could not be optimized because driver photon35/c_tmp1_i_21 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[4] could not be optimized because driver photon35/c_tmp1_i_27 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[7] could not be optimized because driver photon35/c_tmp1_i_24 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[2] could not be optimized because driver photon35/c_tmp1_i_29 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[1] could not be optimized because driver photon35/c_tmp1_i_30 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[3] could not be optimized because driver photon35/c_tmp1_i_28 could not be replicated
INFO: [Physopt 32-117] Net photon35/B[0] could not be optimized because driver photon35/c_tmp1_i_31 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[13] could not be optimized because driver photon35/c_tmp1__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[9] could not be optimized because driver photon35/c_tmp1__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[14] could not be optimized because driver photon35/c_tmp1__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[11] could not be optimized because driver photon35/c_tmp1__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[10] could not be optimized because driver photon35/c_tmp1__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[7] could not be optimized because driver photon35/c_tmp1__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[12] could not be optimized because driver photon35/c_tmp1__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[5] could not be optimized because driver photon35/c_tmp1__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[3] could not be optimized because driver photon35/c_tmp1__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[6] could not be optimized because driver photon35/c_tmp1__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[8] could not be optimized because driver photon35/c_tmp1__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[1] could not be optimized because driver photon35/c_tmp1__0_i_14 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[2] could not be optimized because driver photon35/c_tmp1__0_i_13 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[0] could not be optimized because driver photon35/c_tmp1__0_i_15 could not be replicated
INFO: [Physopt 32-117] Net photon35/o_uz_reg[31]_1[4] could not be optimized because driver photon35/c_tmp1__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/divide1_16/div_temp/A[0] could not be optimized because driver scattererReflector/divide1_16/div_temp/c_tmp1_i_32__11 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_27_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_27 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_25_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_25 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_18_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_18 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_19_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_19 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_16_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_16 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_17_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_17 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_23_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_23 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_31_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_31 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_24_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_24 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_26_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_26 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_28_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_28 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_30_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_30 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_29_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_29 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_22_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_22 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_5_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_20_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_20 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_13_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_13 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_4_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_9_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1_i_21_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1_i_21 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_6_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_14_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_14 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_7_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_11_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_2_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_15_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_15 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_1_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_8_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_3_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_10_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net scattererReflector/multiplier2_34/c_tmp1__0_i_12_n_0 could not be optimized because driver scattererReflector/multiplier2_34/c_tmp1__0_i_12 could not be replicated
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]_0[0]. Replicated 2 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net scattererReflector/scatterer_0/pipeReg33/o_sintSinp_reg[31]_2[0]. Replicated 1 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net scattererReflector/scatterer_0/pipeReg33/Q[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243805 ; free virtual = 312289
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243804 ; free virtual = 312288

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            5  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     3  |           0  |           6  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 128486ecf

Time (s): cpu = 00:02:52 ; elapsed = 00:01:24 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243730 ; free virtual = 312214
Phase 2 Global Placement | Checksum: 1101817ea

Time (s): cpu = 00:02:56 ; elapsed = 00:01:26 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243668 ; free virtual = 312154

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1101817ea

Time (s): cpu = 00:02:56 ; elapsed = 00:01:26 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243659 ; free virtual = 312146

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1057b08c8

Time (s): cpu = 00:03:24 ; elapsed = 00:01:45 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241821 ; free virtual = 310383

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111eb956b

Time (s): cpu = 00:03:25 ; elapsed = 00:01:45 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241718 ; free virtual = 310280

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 144732db1

Time (s): cpu = 00:03:25 ; elapsed = 00:01:46 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241720 ; free virtual = 310282

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 8b430cdf

Time (s): cpu = 00:03:38 ; elapsed = 00:01:53 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242935 ; free virtual = 311490

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b86c2865

Time (s): cpu = 00:03:49 ; elapsed = 00:02:03 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243578 ; free virtual = 312131

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1358ed955

Time (s): cpu = 00:03:52 ; elapsed = 00:02:05 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243440 ; free virtual = 311997

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a3c9e71f

Time (s): cpu = 00:03:52 ; elapsed = 00:02:06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243417 ; free virtual = 311974

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1bbea975a

Time (s): cpu = 00:04:04 ; elapsed = 00:02:12 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242780 ; free virtual = 311340
Phase 3 Detail Placement | Checksum: 1bbea975a

Time (s): cpu = 00:04:04 ; elapsed = 00:02:12 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242744 ; free virtual = 311304

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1822dbba5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1822dbba5

Time (s): cpu = 00:04:21 ; elapsed = 00:02:18 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242506 ; free virtual = 311161
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.778. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 103da8878

Time (s): cpu = 00:04:49 ; elapsed = 00:02:33 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242016 ; free virtual = 310676
Phase 4.1 Post Commit Optimization | Checksum: 103da8878

Time (s): cpu = 00:04:50 ; elapsed = 00:02:34 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242006 ; free virtual = 310665

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 103da8878

Time (s): cpu = 00:04:50 ; elapsed = 00:02:34 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242014 ; free virtual = 310674

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 103da8878

Time (s): cpu = 00:04:51 ; elapsed = 00:02:35 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242001 ; free virtual = 310661

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242000 ; free virtual = 310660
Phase 4.4 Final Placement Cleanup | Checksum: df2c0e94

Time (s): cpu = 00:04:51 ; elapsed = 00:02:35 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242010 ; free virtual = 310670
Phase 4 Post Placement Optimization and Clean-Up | Checksum: df2c0e94

Time (s): cpu = 00:04:51 ; elapsed = 00:02:35 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242012 ; free virtual = 310672
Ending Placer Task | Checksum: d82f200d

Time (s): cpu = 00:04:51 ; elapsed = 00:02:35 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242032 ; free virtual = 310693
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:57 ; elapsed = 00:02:40 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242060 ; free virtual = 310721
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242094 ; free virtual = 310662

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.778 | TNS=-27075.406 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b6c762de

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242014 ; free virtual = 310582
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.778 | TNS=-27075.406 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net scattererReflector/squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/o_hit_reg_rep__2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[61] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[60] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241888 ; free virtual = 310471
Phase 2 Fanout Optimization | Checksum: 1b6c762de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241888 ; free virtual = 310472

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res[31].  Did not re-place instance scattererReflector/squareRoot1_6/denom0[31]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14.  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_75
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_2_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_2
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res__11_q[0].  Did not re-place instance scattererReflector/squareRoot1_6/res__11_q_reg[0]
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0].  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_72__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/prod1_36[55].  Did not re-place instance scattererReflector/multiplier1_36/o_ux_transmitted[26]_i_2
INFO: [Physopt 32-662] Processed net photon35/b_tmp[15].  Did not re-place instance photon35/c_tmp1_i_16__1
INFO: [Physopt 32-662] Processed net photon35/c_tmp1_i_149__0_n_0.  Did not re-place instance photon35/c_tmp1_i_149__0
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/c_tmp1_i_172_n_0.  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_172
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/c_tmp1_i_243_n_0.  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_243
INFO: [Physopt 32-663] Processed net scattererReflector/divide1_16/div_temp/quot1_16[59].  Re-placed instance scattererReflector/divide1_16/div_temp/c_tmp1_i_259
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/D[14].  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[14]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/i__carry__0_i_3__2_n_0.  Did not re-place instance scattererReflector/multiplier1_36/i__carry__0_i_3__2
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[25]_i_7
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/denom0[31]_i_19_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/denom0[31]_i_19
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/denom0[31]_i_40_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/denom0[31]_i_40
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/denom0[31]_i_62_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/denom0[31]_i_62
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/denom0[31]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_27__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_27__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_621__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_621__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_77__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_77__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_80__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_80__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/res__15_q[3]_i_10__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res__15_q[3]_i_12__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/res__15_q[3]_i_12__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res__15_q[7]_i_7__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/res__15_q[7]_i_7__0
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[14].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[14]
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_82__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_82__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_76__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_76__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[62].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[30]_i_4
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/D[17].  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[17]_i_1
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_10_n_0.  Re-placed instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_10
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[17].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[17]
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[13]_i_7_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[13]_i_7
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_487__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_487__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_563__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_563__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_3_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_3
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[58].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[29]_i_2
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/D[26].  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[26]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_73__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_73__0
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[26].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[26]
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_30__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_30__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[13]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[13]_i_6
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[57].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[28]_i_2
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_11_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_11
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[56].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[27]_i_2
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_32__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_32__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_81__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_81__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[59].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[30]_i_5
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/i__carry_i_3__2_n_0.  Did not re-place instance scattererReflector/multiplier1_36/i__carry_i_3__2
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/prod1_36[54].  Did not re-place instance scattererReflector/multiplier1_36/o_ux_transmitted[25]_i_2
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/o_hit_reg_rep__2[0].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[31]_i_1
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_4_n_0.  Re-placed instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_4
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_75__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_75__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/o_uxQuotient[13]_i_5_n_0.  Re-placed instance scattererReflector/multiplier1_36/o_uxQuotient[13]_i_5
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_26__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_26__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/D[0].  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[0]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uxQuotient[0].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uxQuotient_reg[0]
INFO: [Physopt 32-662] Processed net photon35/b_tmp[10].  Did not re-place instance photon35/c_tmp1_i_21__0
INFO: [Physopt 32-662] Processed net photon35/b_tmp[11].  Did not re-place instance photon35/c_tmp1_i_20__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_33__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_33__0
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_72__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_72__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[61].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[30]_i_2
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_129__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_129__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier1_36/prod1_36[60].  Re-placed instance scattererReflector/multiplier1_36/o_ux_transmitted[30]_i_3
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1].  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_70__2
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/prod1_36[48].  Did not re-place instance scattererReflector/multiplier1_36/o_ux_transmitted[19]_i_2
INFO: [Physopt 32-662] Processed net photon35/c_tmp1_i_148__0_n_0.  Did not re-place instance photon35/c_tmp1_i_148__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6
INFO: [Physopt 32-662] Processed net photon35/B[9].  Did not re-place instance photon35/c_tmp1_i_22
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/prod2_36[57].  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_9
INFO: [Physopt 32-662] Processed net photon35/c_tmp1_i_70__0_n_0.  Did not re-place instance photon35/c_tmp1_i_70__0
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/D[14].  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[14]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/i__carry_i_3__3_n_0.  Did not re-place instance scattererReflector/multiplier2_36/i__carry_i_3__3
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[17]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[17]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[21]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[21]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[25]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[25]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[29]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[29]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_25_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_25
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uy_transmitted[23]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uy_transmitted[23]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uy_transmitted[27]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uy_transmitted[27]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[14].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[14]
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_15_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[30]_i_15
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/op__15_q[63]_i_128__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/op__15_q[63]_i_128__0
INFO: [Physopt 32-662] Processed net scattererReflector/divide1_16/div_temp/c_tmp1_i_167__0_n_0.  Did not re-place instance scattererReflector/divide1_16/div_temp/c_tmp1_i_167__0
INFO: [Physopt 32-663] Processed net scattererReflector/divide1_16/div_temp/quot1_16[50].  Re-placed instance scattererReflector/divide1_16/div_temp/c_tmp1_i_236
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_uxQuotient[29]_i_7_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_uxQuotient[29]_i_7
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/D[24].  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[24]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[24].  Did not re-place instance scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[24]
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier1_36/o_ux_transmitted[23]_i_7_n_0.  Did not re-place instance scattererReflector/multiplier1_36/o_ux_transmitted[23]_i_7
INFO: [Physopt 32-662] Processed net scattererReflector/squareRoot1_6/res__15_q[7]_i_6__0_n_0.  Did not re-place instance scattererReflector/squareRoot1_6/res__15_q[7]_i_6__0
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier2_36/prod2_36[61].  Re-placed instance scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_2
INFO: [Physopt 32-663] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3_n_0.  Re-placed instance scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/D[11].  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[11]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/D[28].  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[28]_i_1
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[13]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[13]_i_6
INFO: [Physopt 32-662] Processed net scattererReflector/multiplier2_36/o_uyQuotient[9]_i_6_n_0.  Did not re-place instance scattererReflector/multiplier2_36/o_uyQuotient[9]_i_6
INFO: [Physopt 32-661] Optimized 15 nets.  Re-placed 15 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.693 | TNS=-27063.401 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241861 ; free virtual = 310453
Phase 3 Placement Based Optimization | Checksum: 18d2c3b8e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 241849 ; free virtual = 310441

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 27 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/c_tmp1_i_243_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16_n_0. Rewired (signal push) scattererReflector/multiplier1_36/prod1_36[57] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[13]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/quo18_q_reg[63]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[16]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[18]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[21]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243961 ; free virtual = 312553
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.693 | TNS=-27063.401 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243959 ; free virtual = 312551
Phase 4 Rewire | Checksum: 213d0a104

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243968 ; free virtual = 312560

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net scattererReflector/squareRoot1_6/res__11_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net scattererReflector/squareRoot1_6/res__11_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[12]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[9]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[10]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[2]. Replicated 6 times.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/quo18_q_reg[16]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[8]. Replicated 5 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[59] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/B[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[3]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/squareRoot1_6/res__11_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__3_q__0[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[47] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[16]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[14]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[50] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[7]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[6]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[1]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier1_36/prod1_36[49] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[59] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[24]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[20]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/b_tmp[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net photon35/B[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[17]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[12]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[18]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[10]. Replicated 5 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[52] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[6]. Replicated 5 times.
INFO: [Physopt 32-572] Net scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/one__11_q[20]. Replicated 6 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__11_q[11]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[46] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net photon35/B[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net photon35/b_tmp[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[6]. Replicated 3 times.
INFO: [Physopt 32-572] Net scattererReflector/multiplier2_36/prod2_36[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net scattererReflector/squareRoot1_6/res__3_q[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net scattererReflector/squareRoot1_6/res__11_q[21] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 32 nets. Created 87 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 32 nets or cells. Created 87 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.684 | TNS=-27643.553 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242780 ; free virtual = 311378
Phase 5 Critical Cell Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:21 ; elapsed = 00:01:39 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242770 ; free virtual = 311368

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:21 ; elapsed = 00:01:39 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242785 ; free virtual = 311383

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:21 ; elapsed = 00:01:39 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242785 ; free virtual = 311382

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:21 ; elapsed = 00:01:40 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242772 ; free virtual = 311370

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:21 ; elapsed = 00:01:40 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242774 ; free virtual = 311371

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 19 nets.  Swapped 369 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 369 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.504 | TNS=-27625.685 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242791 ; free virtual = 311389
Phase 10 Critical Pin Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:23 ; elapsed = 00:01:40 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242795 ; free virtual = 311392

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:23 ; elapsed = 00:01:41 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242781 ; free virtual = 311379

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 11b6b8b2b

Time (s): cpu = 00:04:23 ; elapsed = 00:01:41 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243184 ; free virtual = 311781
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243176 ; free virtual = 311773
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.504 | TNS=-27625.685 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  Placement Based    |          0.085  |         12.005  |            0  |              0  |                    15  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     1  |           0  |           1  |  00:00:06  |
|  Critical Cell      |          0.009  |       -580.152  |           87  |              0  |                    32  |           0  |           1  |  00:01:18  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.180  |         17.868  |            0  |              0  |                    19  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.274  |       -550.279  |           87  |              0  |                    67  |           0  |          11  |  00:01:35  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243176 ; free virtual = 311773
Ending Physical Synthesis Task | Checksum: c80ee5ce

Time (s): cpu = 00:04:23 ; elapsed = 00:01:41 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243195 ; free virtual = 311793
INFO: [Common 17-83] Releasing license: Implementation
275 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:38 ; elapsed = 00:01:45 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243219 ; free virtual = 311816
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243211 ; free virtual = 311809
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243094 ; free virtual = 311707
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243208 ; free virtual = 311866
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244276 ; free virtual = 312886
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243976 ; free virtual = 312585
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 75b40a4 ConstDB: 0 ShapeSum: b49edcaa RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_x[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_x[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_x[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_y[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_y[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sint[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sz[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sz[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_z[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_z[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_z[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_z[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftz[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftz[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftz[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftz[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_weight[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_weight[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_weight[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_weight[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_weight[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_weight[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_weight[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_weight[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_weight[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_weight[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftz[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftz[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftz[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftz[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sleftz[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sleftz[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_sr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_sr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "cost[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "cost[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_3[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_3[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_5[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_5[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_niOverNt_4[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_niOverNt_4[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_ux[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ux[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 7c4021bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242903 ; free virtual = 311515
Post Restoration Checksum: NetGraph: 29dcf191 NumContArr: 5263302b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7c4021bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242905 ; free virtual = 311517

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7c4021bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242879 ; free virtual = 311490

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7c4021bc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242870 ; free virtual = 311482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1455620bd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242849 ; free virtual = 311475
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.648| TNS=-25846.223| WHS=0.060  | THS=0.000  |

Phase 2 Router Initialization | Checksum: c308f38d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242842 ; free virtual = 311457

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 151f093bd

Time (s): cpu = 00:01:08 ; elapsed = 00:00:32 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 242799 ; free virtual = 311414

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6138
 Number of Nodes with overlaps = 990
 Number of Nodes with overlaps = 236
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.943| TNS=-41943.941| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 77120d7c

Time (s): cpu = 00:02:17 ; elapsed = 00:01:01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243299 ; free virtual = 311914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1331
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.044| TNS=-41881.926| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 148e8ace3

Time (s): cpu = 00:02:44 ; elapsed = 00:01:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243273 ; free virtual = 311887
Phase 4 Rip-up And Reroute | Checksum: 148e8ace3

Time (s): cpu = 00:02:44 ; elapsed = 00:01:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243278 ; free virtual = 311892

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139bbd6af

Time (s): cpu = 00:02:47 ; elapsed = 00:01:18 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243276 ; free virtual = 311891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.943| TNS=-41943.941| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 96c8a379

Time (s): cpu = 00:02:48 ; elapsed = 00:01:19 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311837

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 96c8a379

Time (s): cpu = 00:02:48 ; elapsed = 00:01:19 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311838
Phase 5 Delay and Skew Optimization | Checksum: 96c8a379

Time (s): cpu = 00:02:48 ; elapsed = 00:01:19 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311838

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: faf3132f

Time (s): cpu = 00:02:51 ; elapsed = 00:01:20 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243185 ; free virtual = 311801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-24.890| TNS=-41846.160| WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: faf3132f

Time (s): cpu = 00:02:51 ; elapsed = 00:01:20 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243182 ; free virtual = 311798
Phase 6 Post Hold Fix | Checksum: faf3132f

Time (s): cpu = 00:02:51 ; elapsed = 00:01:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243178 ; free virtual = 311793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.9602 %
  Global Horizontal Routing Utilization  = 19.5928 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X51Y93 -> INT_R_X51Y93
   INT_R_X69Y81 -> INT_R_X69Y81
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X25Y129 -> INT_R_X25Y129
   INT_L_X42Y111 -> INT_L_X42Y111
   INT_R_X53Y74 -> INT_R_X53Y74
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y105 -> INT_L_X52Y105
   INT_R_X55Y96 -> INT_R_X55Y96

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: afdab9be

Time (s): cpu = 00:02:52 ; elapsed = 00:01:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243163 ; free virtual = 311783

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: afdab9be

Time (s): cpu = 00:02:52 ; elapsed = 00:01:21 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243176 ; free virtual = 311798

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 111c4628b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243187 ; free virtual = 311807

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-24.890| TNS=-41846.160| WHS=0.098  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 111c4628b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243182 ; free virtual = 311802
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:01:25 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243249 ; free virtual = 311869

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:02 ; elapsed = 00:01:29 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243250 ; free virtual = 311870
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243244 ; free virtual = 311864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243204 ; free virtual = 311843
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243017 ; free virtual = 311711
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243981 ; free virtual = 312609
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243731 ; free virtual = 312358
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 243310 ; free virtual = 311939
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/DropSpinWrapper/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.359 ; gain = 0.000 ; free physical = 244292 ; free virtual = 312921
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:02:36 2022...
