Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 10:53:16 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/maxPool_CIF_0_1_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                           Path #1                                                          |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                     |
| Path Delay                | 9.612                                                                                                                      |
| Logic Delay               | 4.777(50%)                                                                                                                 |
| Net Delay                 | 4.835(50%)                                                                                                                 |
| Clock Skew                | -0.049                                                                                                                     |
| Slack                     | 0.413                                                                                                                      |
| Clock Uncertainty         | 0.035                                                                                                                      |
| Clock Relationship        | Safely Timed                                                                                                               |
| Clock Delay Group         | Same Clock                                                                                                                 |
| Logic Levels              | 12                                                                                                                         |
| Routes                    | NA                                                                                                                         |
| Logical Path              | FDRE/C-(57)-LUT6-(2)-CARRY4-(1)-CARRY4-CARRY4-LUT3-(1)-CARRY4-(1)-CARRY4-LUT3-(1)-CARRY4-LUT3-(1)-CARRY4-(1)-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                     |
| End Point Clock           | ap_clk                                                                                                                     |
| DSP Block                 | None                                                                                                                       |
| RAM Registers             | None-None                                                                                                                  |
| IO Crossings              | 0                                                                                                                          |
| Config Crossings          | 0                                                                                                                          |
| SLR Crossings             | 0                                                                                                                          |
| PBlocks                   | 0                                                                                                                          |
| High Fanout               | 57                                                                                                                         |
| Dont Touch                | 0                                                                                                                          |
| Mark Debug                | 0                                                                                                                          |
| Start Point Pin Primitive | FDRE/C                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                     |
| Start Point Pin           | KER_size_1_reg_995_reg[3]/C                                                                                                |
| End Point Pin             | KER_bound_reg_1000_reg[31]/D                                                                                               |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  6  |  7  |  8 |  9 | 10 | 12 | 13 | 16 |
+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 192 | 255 | 448 | 47 | 18 | 31 |  6 |  2 |  1 |
+-----------------+-------------+-----+-----+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


