{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596975524963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596975524964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 09 20:18:29 2020 " "Processing started: Sun Aug 09 20:18:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596975524964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596975524964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board_test -c board_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off board_test -c board_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596975524965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596975526120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/key_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/key_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handler " "Found entity 1: key_handler" {  } { { "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/key_handler.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596975526318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/seg.v 3 3 " "Found 3 design units, including 3 entities, in source file z:/projects/scnu-fpga-board-testing/source/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg_ck " "Found entity 1: bcd2seg_ck" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526345 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2seg_ca " "Found entity 2: bcd2seg_ca" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526345 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display " "Found entity 3: seg_display" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596975526345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596975526362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z:/projects/scnu-fpga-board-testing/source/board_test.v 1 1 " "Found 1 design units, including 1 entities, in source file z:/projects/scnu-fpga-board-testing/source/board_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_test " "Found entity 1: board_test" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596975526386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596975526386 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "board_test " "Elaborating entity \"board_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596975526496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 board_test.v(64) " "Verilog HDL assignment warning at board_test.v(64): truncated value with size 32 to match size of target (24)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526501 "|board_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_300 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_300\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_300" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_100 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_100\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_100" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_1 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_1\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "div_50m_1" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:segdpy " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:segdpy\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "segdpy" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(98) " "Verilog HDL assignment warning at seg.v(98): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526611 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(102) " "Verilog HDL assignment warning at seg.v(102): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526611 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(106) " "Verilog HDL assignment warning at seg.v(106): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526611 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(110) " "Verilog HDL assignment warning at seg.v(110): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526611 "|board_test|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(114) " "Verilog HDL assignment warning at seg.v(114): truncated value with size 32 to match size of target (4)" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1596975526612 "|board_test|seg_display:segdpy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg_ca seg_display:segdpy\|bcd2seg_ca:segdec " "Elaborating entity \"bcd2seg_ca\" for hierarchy \"seg_display:segdpy\|bcd2seg_ca:segdec\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "segdec" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handler key_handler:k_rst " "Elaborating entity \"key_handler\" for hierarchy \"key_handler:k_rst\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "k_rst" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596975526625 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Z:/projects/scnu-fpga-board-testing/source/seg.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/seg.v" 94 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1596975528056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1596975528056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1596975528306 "|board_test|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1596975528306 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1596975528731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596975529912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975529912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975530266 "|board_test|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975530266 "|board_test|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975530266 "|board_test|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[5\] " "No output dependent on input pin \"key\[5\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975530266 "|board_test|key[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "Z:/projects/scnu-fpga-board-testing/source/board_test.v" "" { Text "Z:/projects/scnu-fpga-board-testing/source/board_test.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596975530266 "|board_test|key[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596975530266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596975530268 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596975530268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1596975530268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596975530268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596975530459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 09 20:18:50 2020 " "Processing ended: Sun Aug 09 20:18:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596975530459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596975530459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596975530459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596975530459 ""}
