<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CRpi: include/peripherals/dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CRpi
   </div>
   <div id="projectbrief">A library for rpi with intefaces to: gpio, pwm, dma</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_5e7d457258874aaf9dabe6fd7863f814.html">peripherals</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Interface to the dma peripheral.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;assert.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &quot;<a class="el" href="cacheCoherentMemoryProvider_8h_source.html">../memoryManagement/cacheCoherentMemoryProvider.h</a>&quot;</code><br />
</div>
<p><a href="dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structControlBlock__struct.html">ControlBlock_struct</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Describes a control block, contorl blocks are needed to load the registers of the DMA engine and start a transfer.  <a href="structControlBlock__struct.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a002204f11aac39e21a4bd6b53cd1d40f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a002204f11aac39e21a4bd6b53cd1d40f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a002204f11aac39e21a4bd6b53cd1d40f">TI_NO_WIDE_BURSTS_OFF</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:a002204f11aac39e21a4bd6b53cd1d40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: No 2 beat bursts, missing in channels over 6. <br /></td></tr>
<tr class="separator:a002204f11aac39e21a4bd6b53cd1d40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35baf0de901983324896376f5dd10e3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35baf0de901983324896376f5dd10e3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a35baf0de901983324896376f5dd10e3c">TI_NO_WIDE_BURSTS_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a002204f11aac39e21a4bd6b53cd1d40f">TI_NO_WIDE_BURSTS_OFF</a>)</td></tr>
<tr class="memdesc:a35baf0de901983324896376f5dd10e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: No 2 beat bursts, missing in channels over 6. <br /></td></tr>
<tr class="separator:a35baf0de901983324896376f5dd10e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a3d1dfe557ea728cf9aa397ec13268831"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d1dfe557ea728cf9aa397ec13268831"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3d1dfe557ea728cf9aa397ec13268831">TI_WAITS_OFF</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:a3d1dfe557ea728cf9aa397ec13268831"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: number of dummy writes after read or write. <br /></td></tr>
<tr class="separator:a3d1dfe557ea728cf9aa397ec13268831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47782533145a3f9ed636d525069691dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47782533145a3f9ed636d525069691dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a47782533145a3f9ed636d525069691dd">TI_WAITS_MASK</a>&#160;&#160;&#160;(31&lt;&lt;<a class="el" href="dma_8h.html#a3d1dfe557ea728cf9aa397ec13268831">TI_WAITS_OFF</a>)</td></tr>
<tr class="memdesc:a47782533145a3f9ed636d525069691dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: number of dummy writes after read or write. <br /></td></tr>
<tr class="separator:a47782533145a3f9ed636d525069691dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a9e62fee93c0bf02e3330929bd0a64622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e62fee93c0bf02e3330929bd0a64622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a9e62fee93c0bf02e3330929bd0a64622">TI_PERMAP_OFF</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a9e62fee93c0bf02e3330929bd0a64622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: selects the peripheral from wich reading the DREQ. <br /></td></tr>
<tr class="separator:a9e62fee93c0bf02e3330929bd0a64622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7308d403e738cf58bab13cf824c485"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace7308d403e738cf58bab13cf824c485"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ace7308d403e738cf58bab13cf824c485">TI_PERMAP_MASK</a>&#160;&#160;&#160;(31&lt;&lt;<a class="el" href="dma_8h.html#a9e62fee93c0bf02e3330929bd0a64622">TI_PERMAP_OFF</a>)</td></tr>
<tr class="memdesc:ace7308d403e738cf58bab13cf824c485"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: selects the peripheral from wich reading the DREQ. <br /></td></tr>
<tr class="separator:ace7308d403e738cf58bab13cf824c485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af739de4a3444bd6902f29ede68d3a080"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af739de4a3444bd6902f29ede68d3a080"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#af739de4a3444bd6902f29ede68d3a080">TI_BURST_LEN_OFF</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:af739de4a3444bd6902f29ede68d3a080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Burst length. <br /></td></tr>
<tr class="separator:af739de4a3444bd6902f29ede68d3a080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd0efa59cd0c5bd5260b56226102bdae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd0efa59cd0c5bd5260b56226102bdae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#acd0efa59cd0c5bd5260b56226102bdae">TI_BURST_LEN_MASK</a>&#160;&#160;&#160;(0xf&lt;&lt;TI_BURST_LEN_OFF)</td></tr>
<tr class="memdesc:acd0efa59cd0c5bd5260b56226102bdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Burst length. <br /></td></tr>
<tr class="separator:acd0efa59cd0c5bd5260b56226102bdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a544a4572954a46e942e9c9c998ca904d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a544a4572954a46e942e9c9c998ca904d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a544a4572954a46e942e9c9c998ca904d">TI_SRC_IGNORE_OFF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:a544a4572954a46e942e9c9c998ca904d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Write only zeroes. <br /></td></tr>
<tr class="separator:a544a4572954a46e942e9c9c998ca904d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a158d9c881ed9eaca45fed6c73f5445fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a158d9c881ed9eaca45fed6c73f5445fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a158d9c881ed9eaca45fed6c73f5445fc">TI_SRC_IGNORE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a544a4572954a46e942e9c9c998ca904d">TI_SRC_IGNORE_OFF</a>)</td></tr>
<tr class="memdesc:a158d9c881ed9eaca45fed6c73f5445fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Write only zeroes. <br /></td></tr>
<tr class="separator:a158d9c881ed9eaca45fed6c73f5445fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a9008c786ed755b5343dbe4eb8f4b10ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9008c786ed755b5343dbe4eb8f4b10ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a9008c786ed755b5343dbe4eb8f4b10ad">TI_SRC_DREQ_OFF</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a9008c786ed755b5343dbe4eb8f4b10ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Control src reads with dreq. <br /></td></tr>
<tr class="separator:a9008c786ed755b5343dbe4eb8f4b10ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ea2fbea0a29846f8c1c3d0ce44a290"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1ea2fbea0a29846f8c1c3d0ce44a290"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae1ea2fbea0a29846f8c1c3d0ce44a290">TI_SRC_DREQ_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a9008c786ed755b5343dbe4eb8f4b10ad">TI_SRC_DREQ_OFF</a>)</td></tr>
<tr class="memdesc:ae1ea2fbea0a29846f8c1c3d0ce44a290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Control src reads with dreq. <br /></td></tr>
<tr class="separator:ae1ea2fbea0a29846f8c1c3d0ce44a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a46c6a44d20a7879c774a35af137e256e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46c6a44d20a7879c774a35af137e256e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a46c6a44d20a7879c774a35af137e256e">TI_SRC_WIDTH_OFF</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:a46c6a44d20a7879c774a35af137e256e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: source transfer width: 1=128bit 0=32bit. <br /></td></tr>
<tr class="separator:a46c6a44d20a7879c774a35af137e256e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b50abfb6b4df00da1aae76d650f09e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88b50abfb6b4df00da1aae76d650f09e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a88b50abfb6b4df00da1aae76d650f09e">TI_SRC_WIDTH_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a46c6a44d20a7879c774a35af137e256e">TI_SRC_WIDTH_OFF</a>)</td></tr>
<tr class="memdesc:a88b50abfb6b4df00da1aae76d650f09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: source transfer width: 1=128bit 0=32bit. <br /></td></tr>
<tr class="separator:a88b50abfb6b4df00da1aae76d650f09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ade91de1aefe4f255dbb5fde634748b25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade91de1aefe4f255dbb5fde634748b25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ade91de1aefe4f255dbb5fde634748b25">TI_SRC_INC_OFF</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ade91de1aefe4f255dbb5fde634748b25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: 1=increment src_addr after each read. <br /></td></tr>
<tr class="separator:ade91de1aefe4f255dbb5fde634748b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8669b97bf4543058332f26dc60884a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8669b97bf4543058332f26dc60884a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae8669b97bf4543058332f26dc60884a5">TI_SRC_INC_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#ade91de1aefe4f255dbb5fde634748b25">TI_SRC_INC_OFF</a>)</td></tr>
<tr class="memdesc:ae8669b97bf4543058332f26dc60884a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: 1=increment src_addr after each read. <br /></td></tr>
<tr class="separator:ae8669b97bf4543058332f26dc60884a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:aafc52caf3aa9006442ead982ddea8534"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafc52caf3aa9006442ead982ddea8534"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aafc52caf3aa9006442ead982ddea8534">TI_DEST_IGNORE_OFF</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:aafc52caf3aa9006442ead982ddea8534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: don't write to destination. <br /></td></tr>
<tr class="separator:aafc52caf3aa9006442ead982ddea8534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54f8ee8821bad52fa25d0dfb802e41e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab54f8ee8821bad52fa25d0dfb802e41e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ab54f8ee8821bad52fa25d0dfb802e41e">TI_DEST_IGNORE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#aafc52caf3aa9006442ead982ddea8534">TI_DEST_IGNORE_OFF</a>)</td></tr>
<tr class="memdesc:ab54f8ee8821bad52fa25d0dfb802e41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: don't write to destination. <br /></td></tr>
<tr class="separator:ab54f8ee8821bad52fa25d0dfb802e41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae24aafaa8b5a50de2d33d3cfb0e50f4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24aafaa8b5a50de2d33d3cfb0e50f4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae24aafaa8b5a50de2d33d3cfb0e50f4f">TI_DEST_DREQ_OFF</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ae24aafaa8b5a50de2d33d3cfb0e50f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Control writes with dreq. <br /></td></tr>
<tr class="separator:ae24aafaa8b5a50de2d33d3cfb0e50f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27606bdad9444aa6887b6b956e13156b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27606bdad9444aa6887b6b956e13156b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a27606bdad9444aa6887b6b956e13156b">TI_DEST_DREQ_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#ae24aafaa8b5a50de2d33d3cfb0e50f4f">TI_DEST_DREQ_OFF</a>)</td></tr>
<tr class="memdesc:a27606bdad9444aa6887b6b956e13156b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Control writes with dreq. <br /></td></tr>
<tr class="separator:a27606bdad9444aa6887b6b956e13156b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a893e84fd0804b4f060afd12c815ce39d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a893e84fd0804b4f060afd12c815ce39d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a893e84fd0804b4f060afd12c815ce39d">TI_DEST_WIDTH_OFF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a893e84fd0804b4f060afd12c815ce39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: destination transfer width: 1=128bit 0=32bit. <br /></td></tr>
<tr class="separator:a893e84fd0804b4f060afd12c815ce39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e66c53a2c58fc6a2a852db661cb857"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e66c53a2c58fc6a2a852db661cb857"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a52e66c53a2c58fc6a2a852db661cb857">TI_DEST_WIDTH_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a893e84fd0804b4f060afd12c815ce39d">TI_DEST_WIDTH_OFF</a>)</td></tr>
<tr class="memdesc:a52e66c53a2c58fc6a2a852db661cb857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: destination transfer width: 1=128bit 0=32bit. <br /></td></tr>
<tr class="separator:a52e66c53a2c58fc6a2a852db661cb857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a3786607639dbdf997b0299a733f6ef43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3786607639dbdf997b0299a733f6ef43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3786607639dbdf997b0299a733f6ef43">TI_DEST_INC_OFF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a3786607639dbdf997b0299a733f6ef43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Increment dest address after each write. <br /></td></tr>
<tr class="separator:a3786607639dbdf997b0299a733f6ef43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50476fb862d1650b31543260e351d1f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50476fb862d1650b31543260e351d1f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a50476fb862d1650b31543260e351d1f5">TI_DEST_INC_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a3786607639dbdf997b0299a733f6ef43">TI_DEST_INC_OFF</a>)</td></tr>
<tr class="memdesc:a50476fb862d1650b31543260e351d1f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Increment dest address after each write. <br /></td></tr>
<tr class="separator:a50476fb862d1650b31543260e351d1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a2938ab1ffeddf16d739f7bab6b06a02a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2938ab1ffeddf16d739f7bab6b06a02a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a2938ab1ffeddf16d739f7bab6b06a02a">TI_WAIT_RESP_OFF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a2938ab1ffeddf16d739f7bab6b06a02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: wait write response. <br /></td></tr>
<tr class="separator:a2938ab1ffeddf16d739f7bab6b06a02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db722400d1e359e9ab7ee1291638f62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1db722400d1e359e9ab7ee1291638f62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1db722400d1e359e9ab7ee1291638f62">TI_WAIT_RESP_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a2938ab1ffeddf16d739f7bab6b06a02a">TI_WAIT_RESP_OFF</a>)</td></tr>
<tr class="memdesc:a1db722400d1e359e9ab7ee1291638f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: wait write response. <br /></td></tr>
<tr class="separator:a1db722400d1e359e9ab7ee1291638f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a09e14a5b2ac780dc326017bbc72cd537"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09e14a5b2ac780dc326017bbc72cd537"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a09e14a5b2ac780dc326017bbc72cd537">TI_2DMODE_OFF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a09e14a5b2ac780dc326017bbc72cd537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: 2D stride mode, missing in channels over 6. <br /></td></tr>
<tr class="separator:a09e14a5b2ac780dc326017bbc72cd537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee3071336cb1707adff1524f8b45ddc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ee3071336cb1707adff1524f8b45ddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3ee3071336cb1707adff1524f8b45ddc">TI_2DMODE_MASK</a>&#160;&#160;&#160;(1&lt;&lt;<a class="el" href="dma_8h.html#a09e14a5b2ac780dc326017bbc72cd537">TI_2DMODE_OFF</a>)</td></tr>
<tr class="memdesc:a3ee3071336cb1707adff1524f8b45ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: 2D stride mode, missing in channels over 6. <br /></td></tr>
<tr class="separator:a3ee3071336cb1707adff1524f8b45ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:abced8c77607cc001dc3a85f4e8b5f2f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abced8c77607cc001dc3a85f4e8b5f2f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#abced8c77607cc001dc3a85f4e8b5f2f7">TI_INTEN_OFF</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:abced8c77607cc001dc3a85f4e8b5f2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: generate interrupt after the transfer of this block. <br /></td></tr>
<tr class="separator:abced8c77607cc001dc3a85f4e8b5f2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7f403b0799d4507b47fe561d09a8eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd7f403b0799d4507b47fe561d09a8eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#abd7f403b0799d4507b47fe561d09a8eb">TI_INTEN_MASK</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="memdesc:abd7f403b0799d4507b47fe561d09a8eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: generate interrupt after the transfer of this block. <br /></td></tr>
<tr class="separator:abd7f403b0799d4507b47fe561d09a8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a10aa99dcc141a29d277948a78decd5a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10aa99dcc141a29d277948a78decd5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a10aa99dcc141a29d277948a78decd5a6">DREQ_ALWAYS_ON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a10aa99dcc141a29d277948a78decd5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:a10aa99dcc141a29d277948a78decd5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf68c24f22dd4d80f874ea5ef2c7182a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf68c24f22dd4d80f874ea5ef2c7182a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#adf68c24f22dd4d80f874ea5ef2c7182a">DREQ_DSI</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:adf68c24f22dd4d80f874ea5ef2c7182a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:adf68c24f22dd4d80f874ea5ef2c7182a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0be0e0286c01acd1cf46c53b3dd977"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb0be0e0286c01acd1cf46c53b3dd977"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#acb0be0e0286c01acd1cf46c53b3dd977">DREQ_PCM_TX</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:acb0be0e0286c01acd1cf46c53b3dd977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:acb0be0e0286c01acd1cf46c53b3dd977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839579b26351a34b19166d53c860b6bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a839579b26351a34b19166d53c860b6bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a839579b26351a34b19166d53c860b6bf">DREQ_PCM_RX</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a839579b26351a34b19166d53c860b6bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:a839579b26351a34b19166d53c860b6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa06b52f7bf6b61f83ddffd1909a07f15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa06b52f7bf6b61f83ddffd1909a07f15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aa06b52f7bf6b61f83ddffd1909a07f15">DREQ_SMI</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:aa06b52f7bf6b61f83ddffd1909a07f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:aa06b52f7bf6b61f83ddffd1909a07f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec832a8cb19e00c574b873f2e3393745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec832a8cb19e00c574b873f2e3393745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aec832a8cb19e00c574b873f2e3393745">DREQ_PWM</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:aec832a8cb19e00c574b873f2e3393745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:aec832a8cb19e00c574b873f2e3393745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7511209c37499b2d6c160b10f355d38d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7511209c37499b2d6c160b10f355d38d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a7511209c37499b2d6c160b10f355d38d">DREQ_SPI_TX</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a7511209c37499b2d6c160b10f355d38d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:a7511209c37499b2d6c160b10f355d38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e7b9c021557b179a22b5c1e8224265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83e7b9c021557b179a22b5c1e8224265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a83e7b9c021557b179a22b5c1e8224265">DREQ_SPI_RX</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a83e7b9c021557b179a22b5c1e8224265"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Info register: Peripherals ids for the permap field. <br /></td></tr>
<tr class="separator:a83e7b9c021557b179a22b5c1e8224265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a1ced9a0909e6885241ec81a10da93fba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ced9a0909e6885241ec81a10da93fba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a1ced9a0909e6885241ec81a10da93fba">TL_Y_LEN_OFF</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a1ced9a0909e6885241ec81a10da93fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in 2D stride mode: y length in bytes. <br /></td></tr>
<tr class="separator:a1ced9a0909e6885241ec81a10da93fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee9834119c9f15e73cdb569986f9b3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adee9834119c9f15e73cdb569986f9b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#adee9834119c9f15e73cdb569986f9b3b">TL_Y_LEN_MASK</a>&#160;&#160;&#160;(0x3fff&lt;&lt;TL_Y_LEN_OFF)</td></tr>
<tr class="memdesc:adee9834119c9f15e73cdb569986f9b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in 2D stride mode: y length in bytes. <br /></td></tr>
<tr class="separator:adee9834119c9f15e73cdb569986f9b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0ee254e74b48ae19eebdd6656ede1884"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ee254e74b48ae19eebdd6656ede1884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a0ee254e74b48ae19eebdd6656ede1884">TL_X_LEN_OFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a0ee254e74b48ae19eebdd6656ede1884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in 2D stride mode: x length in bytes. <br /></td></tr>
<tr class="separator:a0ee254e74b48ae19eebdd6656ede1884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4886fdf2cdd98d3689d14a6259b55e2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4886fdf2cdd98d3689d14a6259b55e2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a4886fdf2cdd98d3689d14a6259b55e2e">TL_X_LEN_MASK</a>&#160;&#160;&#160;(0xffff)</td></tr>
<tr class="memdesc:a4886fdf2cdd98d3689d14a6259b55e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in 2D stride mode: x length in bytes. <br /></td></tr>
<tr class="separator:a4886fdf2cdd98d3689d14a6259b55e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5aac180f585055ee966ad58b4a122dde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5aac180f585055ee966ad58b4a122dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5aac180f585055ee966ad58b4a122dde">TL_LEN_OFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a5aac180f585055ee966ad58b4a122dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in normal mode (not 2D stride): transfer length in bytes. <br /></td></tr>
<tr class="separator:a5aac180f585055ee966ad58b4a122dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13d35053435d9c79c7dab22b0ec60d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae13d35053435d9c79c7dab22b0ec60d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ae13d35053435d9c79c7dab22b0ec60d6">TL_LEN_MASK</a>&#160;&#160;&#160;(0x3fffffff)</td></tr>
<tr class="memdesc:ae13d35053435d9c79c7dab22b0ec60d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Length register: To be used only in normal mode (not 2D stride): transfer length in bytes. <br /></td></tr>
<tr class="separator:ae13d35053435d9c79c7dab22b0ec60d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a179546099835bc9411ddf629d54e9acc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a179546099835bc9411ddf629d54e9acc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a179546099835bc9411ddf629d54e9acc">REG_2D_STRIDE_DST_STRIDE_OFF</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a179546099835bc9411ddf629d54e9acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed increment to apply to the destination address after each row. <br /></td></tr>
<tr class="separator:a179546099835bc9411ddf629d54e9acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3fc416291efc266b2464a25f7bab51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe3fc416291efc266b2464a25f7bab51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#abe3fc416291efc266b2464a25f7bab51">REG_2D_STRIDE_DST_STRIDE_MASK</a>&#160;&#160;&#160;(0xffff&lt;&lt;REG_2D_STRIDE_DST_STRIDE_OFF)</td></tr>
<tr class="memdesc:abe3fc416291efc266b2464a25f7bab51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed increment to apply to the destination address after each row. <br /></td></tr>
<tr class="separator:abe3fc416291efc266b2464a25f7bab51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab52a07aa704aef6d9763912b6700fa03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab52a07aa704aef6d9763912b6700fa03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ab52a07aa704aef6d9763912b6700fa03">REG_2D_STRIDE_SRC_STRIDE_OFF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ab52a07aa704aef6d9763912b6700fa03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed increment to apply to the source address after each row. <br /></td></tr>
<tr class="separator:ab52a07aa704aef6d9763912b6700fa03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3177faf6ce32c5477b01e66fd4fa6d1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3177faf6ce32c5477b01e66fd4fa6d1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3177faf6ce32c5477b01e66fd4fa6d1e">REG_2D_STRIDE_SRC_STRIDE_MASK</a>&#160;&#160;&#160;(0xffff)</td></tr>
<tr class="memdesc:a3177faf6ce32c5477b01e66fd4fa6d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signed increment to apply to the source address after each row. <br /></td></tr>
<tr class="separator:a3177faf6ce32c5477b01e66fd4fa6d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab877da74fbc7118a9846311dc5ea0e06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab877da74fbc7118a9846311dc5ea0e06"></a>
typedef volatile struct <a class="el" href="structControlBlock__struct.html">ControlBlock_struct</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a></td></tr>
<tr class="memdesc:ab877da74fbc7118a9846311dc5ea0e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Describes a control block, contorl blocks are needed to load the registers of the DMA engine and start a transfer. <br /></td></tr>
<tr class="separator:ab877da74fbc7118a9846311dc5ea0e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5e40ff2f8b9b1111acfc61d86b31ee7c">dma_init</a> ()</td></tr>
<tr class="memdesc:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the interface, to be called before any other function in this file.  <a href="#a5e40ff2f8b9b1111acfc61d86b31ee7c">More...</a><br /></td></tr>
<tr class="separator:a5e40ff2f8b9b1111acfc61d86b31ee7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2835f3c06b0717fd366dacfaca1a48"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aee2835f3c06b0717fd366dacfaca1a48">dma_isInit</a> ()</td></tr>
<tr class="memdesc:aee2835f3c06b0717fd366dacfaca1a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Says if dma_init has been called with success.  <a href="#aee2835f3c06b0717fd366dacfaca1a48">More...</a><br /></td></tr>
<tr class="separator:aee2835f3c06b0717fd366dacfaca1a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cee0477bf4935eadad1c5ba36475f41"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5cee0477bf4935eadad1c5ba36475f41">dma_channelResetInitDefault</a> (int channel)</td></tr>
<tr class="memdesc:a5cee0477bf4935eadad1c5ba36475f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the channel and sets it to default values.  <a href="#a5cee0477bf4935eadad1c5ba36475f41">More...</a><br /></td></tr>
<tr class="separator:a5cee0477bf4935eadad1c5ba36475f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884a9077e708438f1da665e7488dbafa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a884a9077e708438f1da665e7488dbafa">dma_setControlBlockAddr</a> (int channel, uint32_t controlBlockAddrPhys)</td></tr>
<tr class="memdesc:a884a9077e708438f1da665e7488dbafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the address of the control block to be loaded in the dma engine, to start the transfer you then have to set the active bit.  <a href="#a884a9077e708438f1da665e7488dbafa">More...</a><br /></td></tr>
<tr class="separator:a884a9077e708438f1da665e7488dbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17262ae6a0c487efb3098e8474a7f4c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a17262ae6a0c487efb3098e8474a7f4c1">dma_writeControlBlock</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb, uintptr_t srcAddrPhys, uintptr_t dstAddrPhys, size_t transferLength, uintptr_t nextControlBlockPhys, uint32_t transferInfo, uint32_t _2DStrideModeInfo, size_t _2DStrideTransferLenX, size_t _2DStrideTransferLenY)</td></tr>
<tr class="separator:a17262ae6a0c487efb3098e8474a7f4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0c9927ac499b9225c81299d82ebf1f"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a3c0c9927ac499b9225c81299d82ebf1f">dma_allocControlBlockPhys</a> (uintptr_t srcAddrPhys, uintptr_t dstAddrPhys, size_t transferLength, uintptr_t nextControlBlockPhys, uint32_t transferInfo, uint32_t _2DStrideModeInfo, size_t _2DStrideTransferLenX, size_t _2DStrideTransferLenY, <a class="el" href="cacheCoherentMemoryProvider_8h.html#a05057d32e6fd59ce23d78f2f88d68da2">Ccmb_desc</a> *area)</td></tr>
<tr class="memdesc:a3c0c9927ac499b9225c81299d82ebf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds a control block with the specified characteristics.  <a href="#a3c0c9927ac499b9225c81299d82ebf1f">More...</a><br /></td></tr>
<tr class="separator:a3c0c9927ac499b9225c81299d82ebf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21db7b8aa818aa5e8428c04dface8022"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a21db7b8aa818aa5e8428c04dface8022">dma_dumpRegisters</a> (int channel, char *s)</td></tr>
<tr class="memdesc:a21db7b8aa818aa5e8428c04dface8022"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the register's contents on the provided string.  <a href="#a21db7b8aa818aa5e8428c04dface8022">More...</a><br /></td></tr>
<tr class="separator:a21db7b8aa818aa5e8428c04dface8022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a33c5a4a66cf83bf5f5b305ae3476d4b4">dma_printRegisters</a> (int channel)</td></tr>
<tr class="memdesc:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: prints the registers' contents to standard output.  <a href="#a33c5a4a66cf83bf5f5b305ae3476d4b4">More...</a><br /></td></tr>
<tr class="separator:a33c5a4a66cf83bf5f5b305ae3476d4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a5af8ea4dd912774926dcb29b7cfd9e26">dma_printControlBlock</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb)</td></tr>
<tr class="memdesc:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: prints the control block's contents on standard output.  <a href="#a5af8ea4dd912774926dcb29b7cfd9e26">More...</a><br /></td></tr>
<tr class="separator:a5af8ea4dd912774926dcb29b7cfd9e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a03b81015d5ffc8cb5c9e702f61d2db3c">dma_controlBlockToString</a> (<a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *cb, char *s)</td></tr>
<tr class="memdesc:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the control block's contents on a string.  <a href="#a03b81015d5ffc8cb5c9e702f61d2db3c">More...</a><br /></td></tr>
<tr class="separator:a03b81015d5ffc8cb5c9e702f61d2db3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af17b046f2c6154dc710c7ca884f18390"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#af17b046f2c6154dc710c7ca884f18390">dma_setChannelActive</a> (int channel, int value)</td></tr>
<tr class="memdesc:af17b046f2c6154dc710c7ca884f18390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the channel active bit, this is automatically cleared at the end of each control block chain.  <a href="#af17b046f2c6154dc710c7ca884f18390">More...</a><br /></td></tr>
<tr class="separator:af17b046f2c6154dc710c7ca884f18390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd661617f231c59c9da83284a760a84"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#addd661617f231c59c9da83284a760a84">dma_setChannelGlobalEnable</a> (int channel, int value)</td></tr>
<tr class="memdesc:addd661617f231c59c9da83284a760a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the global enable status for the specified channel.  <a href="#addd661617f231c59c9da83284a760a84">More...</a><br /></td></tr>
<tr class="separator:addd661617f231c59c9da83284a760a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff570d7c7de37c911c20377448786e03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#aff570d7c7de37c911c20377448786e03">dma_getUsableChannels</a> ()</td></tr>
<tr class="memdesc:aff570d7c7de37c911c20377448786e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a bit mask indicating the usable channels with 1.  <a href="#aff570d7c7de37c911c20377448786e03">More...</a><br /></td></tr>
<tr class="separator:aff570d7c7de37c911c20377448786e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#ac2bbbcf16e07b5c6be88ce19b3661137">dma_isChannelActive</a> (int channel)</td></tr>
<tr class="memdesc:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the channel active bit, this is automatically cleared at the end of each control block chain.  <a href="#ac2bbbcf16e07b5c6be88ce19b3661137">More...</a><br /></td></tr>
<tr class="separator:ac2bbbcf16e07b5c6be88ce19b3661137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html#a536976a0a0d27e74f82ea4a0ffa4aefe">dma_dumpRegistersDense</a> (int channel, char *s)</td></tr>
<tr class="memdesc:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="mdescLeft">&#160;</td><td class="mdescRight">For debug purposes: writes the register's contents on the provided string, in a single line.  <a href="#a536976a0a0d27e74f82ea4a0ffa4aefe">More...</a><br /></td></tr>
<tr class="separator:a536976a0a0d27e74f82ea4a0ffa4aefe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Interface to the dma peripheral. </p>
<p>The dma peripheral is able to perform transfers in the memory indipendently from the CPU.<br />
It uses the bus addressing and it's not connected on the same cache level of the CPU, so it's preferable to use the cacheCoherentMemory provider for source and destionation memory areas and also for the Control Blocks.<br />
See the documentation at "BCM2835 ARM Peripherals" page 38 </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a3c0c9927ac499b9225c81299d82ebf1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_allocControlBlockPhys </td>
          <td>(</td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>srcAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>dstAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>transferLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>nextControlBlockPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>_2DStrideModeInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenY</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="cacheCoherentMemoryProvider_8h.html#a05057d32e6fd59ce23d78f2f88d68da2">Ccmb_desc</a> *&#160;</td>
          <td class="paramname"><em>area</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Builds a control block with the specified characteristics. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">srcAddrPhys</td><td>Source adddress </td></tr>
    <tr><td class="paramname">dstAddrPhys</td><td>Destination address </td></tr>
    <tr><td class="paramname">transferLength</td><td>Number of bytes to copy </td></tr>
    <tr><td class="paramname">nextControlBlockPhys</td><td>The next control block to process </td></tr>
    <tr><td class="paramname">transferInfo</td><td>Use the TI_* macros </td></tr>
    <tr><td class="paramname">_2DStrideModeInfo</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenX</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenY</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">area</td><td>The cacheCoherentMemoryProvider descriptor will be returned here, you'll have to free it using ccmp_free(area). You can get the bus and virtual address of the control block from here</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a5cee0477bf4935eadad1c5ba36475f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_channelResetInitDefault </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the channel and sets it to default values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a03b81015d5ffc8cb5c9e702f61d2db3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_controlBlockToString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the control block's contents on a string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The control block </td></tr>
    <tr><td class="paramname">s</td><td>The control block's will be written on this string (300 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a21db7b8aa818aa5e8428c04dface8022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_dumpRegisters </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the register's contents on the provided string. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">s</td><td>The registers' contents will be written on this string (550 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a536976a0a0d27e74f82ea4a0ffa4aefe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_dumpRegistersDense </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>s</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: writes the register's contents on the provided string, in a single line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">s</td><td>The registers' contents will be written on this string (550 is an appropriate length) </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aff570d7c7de37c911c20377448786e03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dma_getUsableChannels </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a bit mask indicating the usable channels with 1. </p>
<dl class="section return"><dt>Returns</dt><dd>the bit mask, 0xf0000000 in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a5e40ff2f8b9b1111acfc61d86b31ee7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_init </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the interface, to be called before any other function in this file. </p>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="ac2bbbcf16e07b5c6be88ce19b3661137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_isChannelActive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the channel active bit, this is automatically cleared at the end of each control block chain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="aee2835f3c06b0717fd366dacfaca1a48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_isInit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Says if dma_init has been called with success. </p>
<dl class="section return"><dt>Returns</dt><dd>true if dma_init has been called with success </dd></dl>

</div>
</div>
<a class="anchor" id="a5af8ea4dd912774926dcb29b7cfd9e26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_printControlBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: prints the control block's contents on standard output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The control block </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a33c5a4a66cf83bf5f5b305ae3476d4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_printRegisters </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For debug purposes: prints the registers' contents to standard output. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="af17b046f2c6154dc710c7ca884f18390"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setChannelActive </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the channel active bit, this is automatically cleared at the end of each control block chain. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The affected channel </td></tr>
    <tr><td class="paramname">value</td><td>0=disabled; anything else= enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="addd661617f231c59c9da83284a760a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setChannelGlobalEnable </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the global enable status for the specified channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The affected channel </td></tr>
    <tr><td class="paramname">value</td><td>0=disabled; anything else= enabled</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a884a9077e708438f1da665e7488dbafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_setControlBlockAddr </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>controlBlockAddrPhys</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the address of the control block to be loaded in the dma engine, to start the transfer you then have to set the active bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">channel</td><td>The channel </td></tr>
    <tr><td class="paramname">controlBlockAddrPhys</td><td>The physical address of the control block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>negative in case of error </dd></dl>

</div>
</div>
<a class="anchor" id="a17262ae6a0c487efb3098e8474a7f4c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int dma_writeControlBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="dma_8h.html#ab877da74fbc7118a9846311dc5ea0e06">ControlBlock</a> *&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>srcAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>dstAddrPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>transferLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uintptr_t&#160;</td>
          <td class="paramname"><em>nextControlBlockPhys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>_2DStrideModeInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>_2DStrideTransferLenY</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Writes the provided values to the provided control block</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">cb</td><td>The contorl block (virtual) address </td></tr>
    <tr><td class="paramname">srcAddrPhys</td><td>Source adddress </td></tr>
    <tr><td class="paramname">dstAddrPhys</td><td>Destination address </td></tr>
    <tr><td class="paramname">transferLength</td><td>Number of bytes to copy </td></tr>
    <tr><td class="paramname">nextControlBlockPhys</td><td>The next control block to process </td></tr>
    <tr><td class="paramname">transferInfo</td><td>Use the TI_* macros </td></tr>
    <tr><td class="paramname">_2DStrideModeInfo</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenX</td><td>See bcm2835 datasheet </td></tr>
    <tr><td class="paramname">_2DStrideTransferLenY</td><td>See bcm2835 datasheet</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Negative in case of error </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
