// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VHC_32_BK0_KS5.h for the primary calling header

#ifndef VERILATED_VHC_32_BK0_KS5___024ROOT_H_
#define VERILATED_VHC_32_BK0_KS5___024ROOT_H_  // guard

#include "verilated.h"


class VHC_32_BK0_KS5__Syms;

class alignas(VL_CACHE_LINE_BYTES) VHC_32_BK0_KS5___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(clk,0,0);
        VL_IN8(cin,0,0);
        VL_OUT8(cout,0,0);
        VL_IN8(rst,0,0);
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__cin_r;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h59938038__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_he565380d__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h76aa7215__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h298e4177__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h74194960__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h295e9c41__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h28cbb8e2__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h2fae920a__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb931ec6d__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hd0fdd63f__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb66ac527__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hbf135891__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h444ca1fa__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h0514d313__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h23945228__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hd714f642__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h2c7fe75a__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h10c005b2__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hef88cfd5__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hcdc2ed9d__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h023e990b__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h7f395545__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hfbfc124c__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h17d1a2c9__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h47971b0c__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h49f65d73__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hfef4073c__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hbae593ff__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb0011bb8__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h164156d9__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hc5b91278__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h415b4c29__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h21660944__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_ha6b729d0__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_ha73c8452__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h400982ae__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h93d49bae__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h61bf1271__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h8606498e__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h4ce4f244__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h12fa8efa__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hd498eb83__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hc867597f__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb4ef687e__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h1415cb2a__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h349dda49__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h210ca8e8__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h20737028__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h091f2a6d__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hcc7e42e0__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_he5610b6b__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h1fcc151d__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h7f366d3a__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h74661dc7__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hab502e59__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h4584f557__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_ha919e1b0__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h53009bbb__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h052bedb3__0;
    };
    struct {
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_ha1ac0475__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h6f1a410f__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_he3d29090__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h4aa6a2d6__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h1289e6b0__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h77c8b509__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_heb153ea0__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h83d3fe09__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb2a58510__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h2b8c3e07__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h943c1b42__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h5bedc1ff__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h6e6f9506__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hfcb8c486__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hb734f788__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h29a6a5af__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_hd85db1be__0;
        CData/*0:0*/ HC_32_BK0_KS5_top__DOT__u0__DOT____VdfgTmp_h894b9aaa__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
        CData/*0:0*/ __VactContinue;
        VL_IN(a,31,0);
        VL_IN(b,31,0);
        VL_OUT(sum,31,0);
        IData/*31:0*/ HC_32_BK0_KS5_top__DOT__sum_w;
        IData/*31:0*/ __VdfgTmp_hece52006__0;
        IData/*31:0*/ __VdfgTmp_h37e52d1e__0;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VicoIterCount;
        IData/*31:0*/ __VactIterCount;
    };
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    VHC_32_BK0_KS5__Syms* const vlSymsp;

    // CONSTRUCTORS
    VHC_32_BK0_KS5___024root(VHC_32_BK0_KS5__Syms* symsp, const char* v__name);
    ~VHC_32_BK0_KS5___024root();
    VL_UNCOPYABLE(VHC_32_BK0_KS5___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
