
tdp1/arcade_stick/app/out/app.elf:     file format elf32-littlearm
tdp1/arcade_stick/app/out/app.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0005bd

Program Header:
0x70000001 off    0x000132dc vaddr 0x1a0032dc paddr 0x1a0032dc align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00000184 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000032e4 memsz 0x000032e4 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0032e4 align 2**16
         filesz 0x000000f4 memsz 0x000000f4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000032d8  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f4  10000000  1a0032e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
  6 .bss          0000008c  100000f8  100000f8  000000f8  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
 11 .init_array   00000004  1a0032d8  1a0032d8  000132d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a0032dc  1a0032dc  000132dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200f4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200f4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200f4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200f4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200f4  2**2
                  CONTENTS
 18 .noinit       00000000  10000184  10000184  000200f4  2**2
                  CONTENTS
 19 .debug_info   0002c405  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00005827  00000000  00000000  0004c4f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00008d65  00000000  00000000  00051d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000ad8  00000000  00000000  0005aa85  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000b40  00000000  00000000  0005b55d  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  00008c3a  00000000  00000000  0005c09d  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00013e91  00000000  00000000  00064cd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002848c  00000000  00000000  00078b68  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000a0ff4  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000a105c  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00001e98  00000000  00000000  000a1090  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000f8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0032d8 l    d  .init_array	00000000 .init_array
1a0032dc l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000184 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 joystick.c
00000000 l    df *ABS*	00000000 app.c
100000f8 l     O .bss	00000001 FLAG_DOWN
100000f9 l     O .bss	00000001 FLAG_LEFT
100000fa l     O .bss	00000001 FLAG_RIGHT
100000fb l     O .bss	00000001 FLAG_UP
10000000 l     O .data	00000001 AXIS_X_VALUE
10000001 l     O .data	00000001 AXIS_Y_VALUE
00000000 l    df *ABS*	00000000 usbd_gamepad.c
1a000458 l     F .text	00000004 Gamepad_SetReport
1a00045c l     F .text	00000014 Gamepad_EpIN_Hdlr
1a000470 l     F .text	00000020 Gamepad_UpdateReport
1a000490 l     F .text	00000040 Gamepad_GetReport
100000fc l     O .bss	00000010 g_gamePad
00000000 l    df *ABS*	00000000 system.c
10000110 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 board_sysinit.c
1a002f28 l     O .text	00000004 InitClkStates
1a002f2c l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0007c0 l     F .text	00000044 Board_LED_Init
1a000804 l     F .text	00000040 Board_TEC_Init
1a000844 l     F .text	00000040 Board_GPIO_Init
1a000884 l     F .text	00000030 Board_ADC_Init
1a0008b4 l     F .text	00000038 Board_SPI_Init
1a0008ec l     F .text	00000024 Board_I2C_Init
1a002fa4 l     O .text	00000008 GpioButtons
1a002fac l     O .text	0000000c GpioLeds
1a002fb8 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0009b0 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0009c4 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
1000004c l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a000ae4 l     F .text	00000014 Chip_ADC_GetClockIndex
1a000af8 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002fd0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
1a000e08 l     F .text	00000034 Chip_USB_PllSetup
1a003018 l     O .text	00000014 usbPLLSetup
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000e84 l     F .text	000000a0 pll_calc_divs
1a000f24 l     F .text	0000010c pll_get_frac
1a001030 l     F .text	0000004c Chip_Clock_FindBaseClock
1a0012a4 l     F .text	00000022 Chip_Clock_GetDivRate
10000114 l     O .bss	00000008 audio_usb_pll_freq
1a003038 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0014c0 l     F .text	0000002c Chip_UART_GetIndex
1a0030a4 l     O .text	00000008 UART_BClock
1a0030ac l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_sleep.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000084 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0016dc l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_tick.c
1000011c l     O .bss	00000004 callBackFuncParams
10000120 l     O .bss	00000008 tickCounter
10000128 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_uart.c
1a0031a4 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 cdc_uart.c
1a001b74 l     F .text	00000084 CDC_ep0_override_hdlr
1a001bf8 l     F .text	000000c0 UCOM_bulk_hdlr
1a001cb8 l     F .text	00000090 UCOM_SetLineCode
1000012c l     O .bss	00000004 g_defaultCdcHdlr
10000130 l     O .bss	00000018 g_uCOM
00000000 l    df *ABS*	00000000 usbd_keyboard.c
1a001e24 l     F .text	00000014 Keyboard_EpIN_Hdlr
1a001e38 l     F .text	00000020 Keyboard_UpdateReport
1a001e58 l     F .text	00000048 Keyboard_SetReport
1a001ea0 l     F .text	00000040 Keyboard_GetReport
10000148 l     O .bss	00000010 g_keyBoard
00000000 l    df *ABS*	00000000 sapi_usb_device.c
1a001fb4 l     F .text	00000010 usbDeviceLpcInterruptPrioritySet
1a001fc4 l     F .text	00000028 usbDeviceLpcInterruptInit
1a001fec l     F .text	00000098 usbDeviceLpcInit
1000015c l     O .bss	00000004 g_Ep0BaseHdlr
10000160 l     O .bss	00000004 g_ep0RxBusy
10000164 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0026a4 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 usbd_gamepad_hid_desc.c
00000000 l    df *ABS*	00000000 usbd_keyboard_hid_desc.c
00000000 l    df *ABS*	00000000 impure.c
10000094 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a0032dc l       .init_array	00000000 __init_array_end
1a0032d8 l       .bss_RAM5	00000000 __preinit_array_end
1a0032d8 l       .init_array	00000000 __init_array_start
1a0032d8 l       .bss_RAM5	00000000 __preinit_array_start
1a0010c8 g     F .text	0000001c Chip_Clock_GetDividerSource
1a00065c g     F .text	00000012 _isatty_r
1000010c g     O .bss	00000004 gamepadCheckFunction
1a002a3c g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00066e g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a000b90 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0009a6 g     F .text	00000008 __stdio_init
10000178 g     O .bss	00000001 __lock___atexit_recursive_mutex
1a000e3c g     F .text	00000034 Chip_USB0_Init
1a002b82 g     F .text	00000024 __sseek
1a002754 g     F .text	00000070 __sinit
1a002bb0 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0026f8 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a000c58 g     F .text	0000000c Chip_ADC_SetResolution
1a002e04 g     F .text	0000000c __malloc_unlock
1a001acc g     F .text	0000002c SysTick_Handler
1a001568 g     F .text	00000040 Chip_UART_SetBaud
10000179 g     O .bss	00000001 __lock___arc4random_mutex
1a0005b8  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a000948 g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000554 g     F .text	00000044 usbDeviceGamepadTasks
1a000178  w    F .text	00000002 NMI_Handler
1a0032e4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a001d48 g     F .text	000000dc cdcUartLpcInit
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a00149c g     F .text	00000014 Chip_Clock_EnablePLL
1a000652 g     F .text	0000000a _fstat_r
53ff72d2 g       *ABS*	00000000 __valid_user_code_checksum
1a0032e4 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a002e64 g     O .text	00000082 USB_StringDescriptor
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a001360 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0026ec g     F .text	0000000c _cleanup_r
1a00145c g     F .text	00000040 Chip_Clock_SetupPLL
1a00221c g     F .text	00000000 .hidden __aeabi_uldivmod
10000184 g       .noinit	00000000 _noinit
1a002b18 g     F .text	00000010 puts
10000170 g     O .bss	00000004 SystemCoreClock
1a0014ec g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000b38 g     F .text	00000018 readAdcVal
1a0020bc g     F .text	000000ec usbDeviceInit
1a000180  w    F .text	00000002 UsageFault_Handler
1a001410 g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a002e44 g     O .text	00000012 USB_DeviceDescriptor
1a000748 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a00224c g     F .text	000002d0 .hidden __udivmoddi4
1a0006f0 g     F .text	00000020 _sbrk_r
1a002fa0 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000678 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0020a0 g     F .text	0000001a find_IntfDesc
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0032dc g       .ARM.exidx	00000000 __exidx_start
1000017a g     O .bss	00000001 __lock___env_recursive_mutex
1a0002fc g     O .text	00000004 CRP_WORD
1a000b2a g     F .text	0000000e setStartMode
1000017b g     O .bss	00000001 __lock___sinit_recursive_mutex
1a0032d4 g     O .text	00000004 _global_impure_ptr
1a00288c g     F .text	00000048 __libc_init_array
1a001928 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000964 g     F .text	00000030 Board_Init
1a000646  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000184 g       .bss	00000000 _ebss
1a000c64 g     F .text	0000002a Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0005bc g     F .text	00000088 Reset_Handler
1a001a50 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a000aa8 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00107c g     F .text	0000004c Chip_Clock_EnableCrystal
1000017c g     O .bss	00000001 __lock___malloc_recursive_mutex
1a000ba6 g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a001f7c g     F .text	00000038 EP0_patch
1a000c06 g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a003274 g     O .text	00000020 __sf_fake_stderr
1a000a84 g     F .text	00000024 Chip_I2C_Init
1a0028d8 g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a001238 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a0030b4 g     O .text	000000e6 gpioPinsInit
1a0009dc g     F .text	00000012 Chip_SSP_SetClockRate
1a002ee6 g     O .text	00000002 Keyboard_ReportDescSize
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a002724 g     F .text	0000000c __sfp_lock_acquire
1a0028ec g     F .text	0000009c _free_r
1a0019e0 g     F .text	00000058 adcRead
1a00133a g     F .text	00000026 Chip_Clock_GetBaseClock
1a0014b0 g     F .text	0000000e Chip_Clock_GetPLLStatus
100000f8 g       .bss	00000000 _bss
1a000bae g     F .text	00000036 Chip_ADC_ReadStatus
1a000c26 g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a0009ee g     F .text	0000003e Chip_SSP_SetBitRate
1a000ae0 g     F .text	00000002 Chip_GPIO_Init
1a002fcc g     O .text	00000004 OscRateIn
1a001af8 g     F .text	0000007c uartInit
10000184 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000648 g     F .text	0000000a _close_r
1a001710 g     F .text	000001ac gpioInit
1a0016bc g     F .text	00000004 sleepUntilNextInterrupt
1a000300 g     F .text	00000042 Joystick_LeerDirs
1a002c54 g     F .text	000000dc __swsetup_r
1a00251c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0027c4 g     F .text	0000008c __sfp
1a001ee0 g     F .text	0000009c usbDeviceKeyboardInit
1a002748 g     F .text	0000000c __sinit_lock_release
1a002b28 g     F .text	00000022 __sread
1a002084 g     F .text	0000001c USB0_IRQHandler
1a0013dc g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a002df8 g     F .text	0000000c __malloc_lock
1a000934 g     F .text	00000014 Board_UARTPutChar
1a001540 g     F .text	00000028 Chip_UART_Send
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a00262c g     F .text	00000078 _fflush_r
1a003294 g     O .text	00000020 __sf_fake_stdin
1a0010e4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0028d6 g     F .text	00000002 __retarget_lock_acquire_recursive
1a0028da g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000354 g     F .text	00000104 main
1a0004d0 g     F .text	00000084 usbDeviceGamepadInit
1a0028d4 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a002ba6 g     F .text	00000008 __sclose
1a002988 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a00136c g     F .text	0000003c Chip_Clock_EnableOpts
1a00099e g     F .text	00000008 __stdio_getchar
1a002ee8 g     O .text	0000003f Keyboard_ReportDescriptor
1a001100 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0011b8 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002e58 g     O .text	0000000a USB_DeviceQualifier
1a001684 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0018bc g     F .text	0000006a gpioWrite
1a000644  w    F .text	00000002 _fini
1a000b50 g     F .text	00000040 Chip_ADC_Init
10000174 g     O .bss	00000004 g_pUsbApi
1a000710 g     F .text	00000038 Board_SetupMuxing
1a0015a8 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0006c6 g     F .text	00000028 _write_r
10000088 g     O .data	00000008 tickRateMS
1a000c8e g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000090 g     O .data	00000004 _impure_ptr
1a0005a4 g     F .text	00000014 usbDeviceGamepadCheckCallbackSet
1a002520 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000028 g     O .data	00000023 USB_HsConfigDescriptor
10000184 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000a2c g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a002d30 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a000910 g     F .text	00000024 Board_Debug_Init
1a000994 g     F .text	0000000a __stdio_putchar
1a000be4 g     F .text	00000022 Chip_ADC_Int_SetChannelCmd
100000f4 g       .data	00000000 _edata
1a000a64 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1000017d g     O .bss	00000001 __lock___at_quick_exit_mutex
1a000cb0 g     F .text	00000158 Chip_SetupCoreClock
10000004 g     O .data	00000023 USB_FsConfigDescriptor
1a002b4a g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a002850 g     F .text	0000003c _fwalk_reent
1a000e70 g     F .text	00000014 SystemCoreClockUpdate
1a000598 g     F .text	0000000c usbDeviceGamepadPress
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a002730 g     F .text	0000000c __sfp_lock_release
1a0032b4 g     O .text	00000020 __sf_fake_stdout
1a00251c  w    F .text	00000002 .hidden __aeabi_idiv0
1a002e10 g     O .text	00000002 Gamepad_ReportDescSize
1a00017e  w    F .text	00000002 BusFault_Handler
1000017e g     O .bss	00000001 __lock___dd_hash_mutex
1a002d78 g     F .text	00000080 __smakebuf_r
1000017f g     O .bss	00000001 __lock___tz_mutex
1a0013a8 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1000016c g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0021a8 g     F .text	00000074 boardInit
1a000344 g     F .text	00000010 checkForGamepadStatus
10000168 g     O .bss	00000004 __malloc_free_list
10000158 g     O .bss	00000004 keyboardCheckKeysFunction
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001a38 g     F .text	00000018 tickPowerSet
1a002e14 g     O .text	0000002d Gamepad_ReportDescriptor
1a001320 g     F .text	0000001a Chip_Clock_EnableBaseClock
1a0012c8 g     F .text	00000058 Chip_Clock_SetBaseClock
1a0016c0 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10000180 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a00273c g     F .text	0000000c __sinit_lock_acquire
1a0007b4 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 bd 05 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a d2 72 ff 53     }............r.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	cd 1a 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	85 20 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     . ..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0032e4 	.word	0x1a0032e4
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000f4 	.word	0x000000f4
1a000120:	1a0032e4 	.word	0x1a0032e4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0032e4 	.word	0x1a0032e4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0032e4 	.word	0x1a0032e4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0032e4 	.word	0x1a0032e4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000f8 	.word	0x100000f8
1a000154:	0000008c 	.word	0x0000008c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Joystick_LeerDirs>:
   */
}


void Joystick_LeerDirs(uint16_t valorEjeX, uint16_t valorEjeY, Joystick_Direccion* dirs){
   if (valorEjeX > NEUTRO_MIN && valorEjeX < NEUTRO_MAX) dirs[0] = NONE;
1a000300:	f2a0 1391 	subw	r3, r0, #401	; 0x191
1a000304:	b29b      	uxth	r3, r3
1a000306:	2bde      	cmp	r3, #222	; 0xde
1a000308:	d809      	bhi.n	1a00031e <Joystick_LeerDirs+0x1e>
1a00030a:	2304      	movs	r3, #4
1a00030c:	7013      	strb	r3, [r2, #0]
   else if (valorEjeX <= NEUTRO_MIN) dirs[0] = LEFT;
   else dirs[0] = RIGHT;
      
   if (valorEjeY > NEUTRO_MIN && valorEjeY < NEUTRO_MAX) dirs[1] = NONE;
1a00030e:	f2a1 1391 	subw	r3, r1, #401	; 0x191
1a000312:	b29b      	uxth	r3, r3
1a000314:	2bde      	cmp	r3, #222	; 0xde
1a000316:	d80b      	bhi.n	1a000330 <Joystick_LeerDirs+0x30>
1a000318:	2304      	movs	r3, #4
1a00031a:	7053      	strb	r3, [r2, #1]
1a00031c:	4770      	bx	lr
   else if (valorEjeX <= NEUTRO_MIN) dirs[0] = LEFT;
1a00031e:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
1a000322:	d802      	bhi.n	1a00032a <Joystick_LeerDirs+0x2a>
1a000324:	2301      	movs	r3, #1
1a000326:	7013      	strb	r3, [r2, #0]
1a000328:	e7f1      	b.n	1a00030e <Joystick_LeerDirs+0xe>
   else dirs[0] = RIGHT;
1a00032a:	2302      	movs	r3, #2
1a00032c:	7013      	strb	r3, [r2, #0]
1a00032e:	e7ee      	b.n	1a00030e <Joystick_LeerDirs+0xe>
   else if (valorEjeY <= NEUTRO_MIN) dirs[1] = UP;
1a000330:	f5b1 7fc8 	cmp.w	r1, #400	; 0x190
1a000334:	d802      	bhi.n	1a00033c <Joystick_LeerDirs+0x3c>
1a000336:	2300      	movs	r3, #0
1a000338:	7053      	strb	r3, [r2, #1]
1a00033a:	4770      	bx	lr
   else dirs[1] = DOWN;
1a00033c:	2303      	movs	r3, #3
1a00033e:	7053      	strb	r3, [r2, #1]
1a000340:	4770      	bx	lr
1a000342:	Address 0x1a000342 is out of bounds.


1a000344 <checkForGamepadStatus>:
void delayBloqueante(uint32_t ms){
   uint32_t end = tick_ct + ms;
   while (tick_ct < end) tick_ct++;
}

void checkForGamepadStatus(void* unused){
1a000344:	b508      	push	{r3, lr}
   usbDeviceGamepadPress(AXIS_X_VALUE);
1a000346:	4b02      	ldr	r3, [pc, #8]	; (1a000350 <checkForGamepadStatus+0xc>)
1a000348:	7818      	ldrb	r0, [r3, #0]
1a00034a:	f000 f925 	bl	1a000598 <usbDeviceGamepadPress>
}
1a00034e:	bd08      	pop	{r3, pc}
1a000350:	10000000 	.word	0x10000000

1a000354 <main>:
   }
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void )
{
1a000354:	b530      	push	{r4, r5, lr}
1a000356:	b083      	sub	sp, #12
   // ---------- CONFIGURACIONES ------------------------------
   SystemCoreClockUpdate();
1a000358:	f000 fd8a 	bl	1a000e70 <SystemCoreClockUpdate>
   Board_Init();
1a00035c:	f000 fb02 	bl	1a000964 <Board_Init>
   SysTick_Config(SystemCoreClock / TICKRATE_HZ);
1a000360:	4b32      	ldr	r3, [pc, #200]	; (1a00042c <main+0xd8>)
1a000362:	681b      	ldr	r3, [r3, #0]
1a000364:	4a32      	ldr	r2, [pc, #200]	; (1a000430 <main+0xdc>)
1a000366:	fba2 2303 	umull	r2, r3, r2, r3
1a00036a:	099b      	lsrs	r3, r3, #6
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a00036c:	3b01      	subs	r3, #1
1a00036e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
1a000372:	d209      	bcs.n	1a000388 <main+0x34>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a000374:	4a2f      	ldr	r2, [pc, #188]	; (1a000434 <main+0xe0>)
1a000376:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a000378:	4b2f      	ldr	r3, [pc, #188]	; (1a000438 <main+0xe4>)
1a00037a:	21e0      	movs	r1, #224	; 0xe0
1a00037c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a000380:	2300      	movs	r3, #0
1a000382:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a000384:	2307      	movs	r3, #7
1a000386:	6013      	str	r3, [r2, #0]
   
   /* ------------- INICIALIZACIONES ------------- */

   /* Inicializar la placa */
   boardConfig();
1a000388:	f001 ff0e 	bl	1a0021a8 <boardInit>
   // Configuration routine for HID Keyboard example   
   // usbDeviceConfig(USB_HID_KEYBOARD);   
   // usbDeviceKeyboardCheckKeysCallbackSet( checkForPressedKeys );
   
   // Configuración/Inicialización de HID Gamepad
   usbDeviceConfig(USB_HID_GAMEPAD);
1a00038c:	2002      	movs	r0, #2
1a00038e:	f001 fe95 	bl	1a0020bc <usbDeviceInit>
   usbDeviceGamepadCheckCallbackSet(checkForGamepadStatus);
1a000392:	482a      	ldr	r0, [pc, #168]	; (1a00043c <main+0xe8>)
1a000394:	f000 f906 	bl	1a0005a4 <usbDeviceGamepadCheckCallbackSet>
   
   // Habilitar ADC
   adcConfig( ADC_ENABLE ); /* ADC */
1a000398:	2000      	movs	r0, #0
1a00039a:	f001 fac5 	bl	1a001928 <adcInit>
   
   // Habilitar UART (DEBUG)
   // Inicializar UART_USB a 115200 baudios
   uartConfig( UART_USB, 115200 );
1a00039e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0003a2:	2003      	movs	r0, #3
1a0003a4:	f001 fba8 	bl	1a001af8 <uartInit>
   
   // Establecer T_COL1 como entrada digital
   gpioInit( T_COL1, GPIO_INPUT );
1a0003a8:	2100      	movs	r1, #0
1a0003aa:	2006      	movs	r0, #6
1a0003ac:	f001 f9b0 	bl	1a001710 <gpioInit>
1a0003b0:	e016      	b.n	1a0003e0 <main+0x8c>
      switch(dirs[0]){
         case NONE:
            break;
         case LEFT:
            // Board_LED_Set(3, true);
            FLAG_LEFT = 1;
1a0003b2:	4b23      	ldr	r3, [pc, #140]	; (1a000440 <main+0xec>)
1a0003b4:	2201      	movs	r2, #1
1a0003b6:	701a      	strb	r2, [r3, #0]
            break;
1a0003b8:	e02e      	b.n	1a000418 <main+0xc4>
         case RIGHT:
            // Board_LED_Set(4, true);
            FLAG_RIGHT = 1;
1a0003ba:	4b22      	ldr	r3, [pc, #136]	; (1a000444 <main+0xf0>)
1a0003bc:	2201      	movs	r2, #1
1a0003be:	701a      	strb	r2, [r3, #0]
            break;
1a0003c0:	e02a      	b.n	1a000418 <main+0xc4>
      switch(dirs[1]){
         case NONE:
            break;
         case UP:
            // Board_LED_Set(0, true);
            FLAG_UP = 1;
1a0003c2:	4b21      	ldr	r3, [pc, #132]	; (1a000448 <main+0xf4>)
1a0003c4:	2201      	movs	r2, #1
1a0003c6:	701a      	strb	r2, [r3, #0]
      if( !gpioRead( T_COL1 ) ){
         Board_LED_Set(5, true);
      } else Board_LED_Set(5, false);
      */
      
      AXIS_X_VALUE = valorEjeX / 4;
1a0003c8:	f3c5 0587 	ubfx	r5, r5, #2, #8
1a0003cc:	4b1f      	ldr	r3, [pc, #124]	; (1a00044c <main+0xf8>)
1a0003ce:	701d      	strb	r5, [r3, #0]
      AXIS_Y_VALUE = valorEjeY / 4;
1a0003d0:	f3c4 0487 	ubfx	r4, r4, #2, #8
1a0003d4:	4b1e      	ldr	r3, [pc, #120]	; (1a000450 <main+0xfc>)
1a0003d6:	701c      	strb	r4, [r3, #0]
      
      usbDeviceGamepadTasks();
1a0003d8:	f000 f8bc 	bl	1a000554 <usbDeviceGamepadTasks>
      sleepUntilNextInterrupt();
1a0003dc:	f001 f96e 	bl	1a0016bc <sleepUntilNextInterrupt>
      uint16_t valorEjeX = adcRead( CH3 );
1a0003e0:	2002      	movs	r0, #2
1a0003e2:	f001 fafd 	bl	1a0019e0 <adcRead>
1a0003e6:	4605      	mov	r5, r0
      uint16_t valorEjeY = adcRead( CH2 );
1a0003e8:	2001      	movs	r0, #1
1a0003ea:	f001 faf9 	bl	1a0019e0 <adcRead>
1a0003ee:	4604      	mov	r4, r0
      Joystick_LeerDirs(valorEjeX, valorEjeY, dirs);
1a0003f0:	aa01      	add	r2, sp, #4
1a0003f2:	4601      	mov	r1, r0
1a0003f4:	4628      	mov	r0, r5
1a0003f6:	f7ff ff83 	bl	1a000300 <Joystick_LeerDirs>
      FLAG_UP = 0;
1a0003fa:	2300      	movs	r3, #0
1a0003fc:	4a12      	ldr	r2, [pc, #72]	; (1a000448 <main+0xf4>)
1a0003fe:	7013      	strb	r3, [r2, #0]
      FLAG_DOWN = 0;
1a000400:	4a14      	ldr	r2, [pc, #80]	; (1a000454 <main+0x100>)
1a000402:	7013      	strb	r3, [r2, #0]
      FLAG_LEFT = 0;
1a000404:	4a0e      	ldr	r2, [pc, #56]	; (1a000440 <main+0xec>)
1a000406:	7013      	strb	r3, [r2, #0]
      FLAG_RIGHT = 0;
1a000408:	4a0e      	ldr	r2, [pc, #56]	; (1a000444 <main+0xf0>)
1a00040a:	7013      	strb	r3, [r2, #0]
      switch(dirs[0]){
1a00040c:	f89d 3004 	ldrb.w	r3, [sp, #4]
1a000410:	2b01      	cmp	r3, #1
1a000412:	d0ce      	beq.n	1a0003b2 <main+0x5e>
1a000414:	2b02      	cmp	r3, #2
1a000416:	d0d0      	beq.n	1a0003ba <main+0x66>
      switch(dirs[1]){
1a000418:	f89d 3005 	ldrb.w	r3, [sp, #5]
1a00041c:	2b00      	cmp	r3, #0
1a00041e:	d0d0      	beq.n	1a0003c2 <main+0x6e>
1a000420:	2b03      	cmp	r3, #3
1a000422:	d1d1      	bne.n	1a0003c8 <main+0x74>
            FLAG_DOWN = 1;
1a000424:	4b0b      	ldr	r3, [pc, #44]	; (1a000454 <main+0x100>)
1a000426:	2201      	movs	r2, #1
1a000428:	701a      	strb	r2, [r3, #0]
            break;
1a00042a:	e7cd      	b.n	1a0003c8 <main+0x74>
1a00042c:	10000170 	.word	0x10000170
1a000430:	10624dd3 	.word	0x10624dd3
1a000434:	e000e010 	.word	0xe000e010
1a000438:	e000ed00 	.word	0xe000ed00
1a00043c:	1a000345 	.word	0x1a000345
1a000440:	100000f9 	.word	0x100000f9
1a000444:	100000fa 	.word	0x100000fa
1a000448:	100000fb 	.word	0x100000fb
1a00044c:	10000000 	.word	0x10000000
1a000450:	10000001 	.word	0x10000001
1a000454:	100000f8 	.word	0x100000f8

1a000458 <Gamepad_SetReport>:
/* HID Set Report Request Callback. Called automatically on HID Set Report Request */
static ErrorCode_t Gamepad_SetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t length){
   // TODO
   
   return LPC_OK;
}
1a000458:	2000      	movs	r0, #0
1a00045a:	4770      	bx	lr

1a00045c <Gamepad_EpIN_Hdlr>:

// Manejador de interrupciones
static ErrorCode_t Gamepad_EpIN_Hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event){
   
   switch (event) {
1a00045c:	2a03      	cmp	r2, #3
1a00045e:	d001      	beq.n	1a000464 <Gamepad_EpIN_Hdlr+0x8>
   }
   
   return LPC_OK;
   
   return LPC_OK;
}
1a000460:	2000      	movs	r0, #0
1a000462:	4770      	bx	lr
         g_gamePad.tx_busy = 0;
1a000464:	4b01      	ldr	r3, [pc, #4]	; (1a00046c <Gamepad_EpIN_Hdlr+0x10>)
1a000466:	2200      	movs	r2, #0
1a000468:	731a      	strb	r2, [r3, #12]
         break;
1a00046a:	e7f9      	b.n	1a000460 <Gamepad_EpIN_Hdlr+0x4>
1a00046c:	100000fc 	.word	0x100000fc

1a000470 <Gamepad_UpdateReport>:
static void Gamepad_UpdateReport(){
1a000470:	b508      	push	{r3, lr}
   HID_GAMEPAD_CLEAR_REPORT(&g_gamePad.report[0]);
1a000472:	4a05      	ldr	r2, [pc, #20]	; (1a000488 <Gamepad_UpdateReport+0x18>)
1a000474:	2300      	movs	r3, #0
1a000476:	6053      	str	r3, [r2, #4]
1a000478:	6093      	str	r3, [r2, #8]
   if (gamepadCheckFunction != NULL) {
1a00047a:	4b04      	ldr	r3, [pc, #16]	; (1a00048c <Gamepad_UpdateReport+0x1c>)
1a00047c:	681b      	ldr	r3, [r3, #0]
1a00047e:	b10b      	cbz	r3, 1a000484 <Gamepad_UpdateReport+0x14>
      (* gamepadCheckFunction )( NULL );
1a000480:	2000      	movs	r0, #0
1a000482:	4798      	blx	r3
}
1a000484:	bd08      	pop	{r3, pc}
1a000486:	bf00      	nop
1a000488:	100000fc 	.word	0x100000fc
1a00048c:	1000010c 	.word	0x1000010c

1a000490 <Gamepad_GetReport>:
static ErrorCode_t Gamepad_GetReport(USBD_HANDLE_T hHid, USB_SETUP_PACKET *pSetup, uint8_t * *pBuffer, uint16_t *plength){
1a000490:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a000492:	78c9      	ldrb	r1, [r1, #3]
1a000494:	2901      	cmp	r1, #1
1a000496:	d005      	beq.n	1a0004a4 <Gamepad_GetReport+0x14>
1a000498:	b24b      	sxtb	r3, r1
1a00049a:	b183      	cbz	r3, 1a0004be <Gamepad_GetReport+0x2e>
1a00049c:	2903      	cmp	r1, #3
1a00049e:	d810      	bhi.n	1a0004c2 <Gamepad_GetReport+0x32>
         return ERR_USBD_STALL;
1a0004a0:	4809      	ldr	r0, [pc, #36]	; (1a0004c8 <Gamepad_GetReport+0x38>)
}
1a0004a2:	bd38      	pop	{r3, r4, r5, pc}
1a0004a4:	461c      	mov	r4, r3
1a0004a6:	4615      	mov	r5, r2
         Gamepad_UpdateReport();
1a0004a8:	f7ff ffe2 	bl	1a000470 <Gamepad_UpdateReport>
         memcpy(*pBuffer, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a0004ac:	682a      	ldr	r2, [r5, #0]
1a0004ae:	4b07      	ldr	r3, [pc, #28]	; (1a0004cc <Gamepad_GetReport+0x3c>)
1a0004b0:	cb03      	ldmia	r3!, {r0, r1}
1a0004b2:	6010      	str	r0, [r2, #0]
1a0004b4:	6051      	str	r1, [r2, #4]
         *plength = GAMEPAD_REPORT_SIZE;
1a0004b6:	2308      	movs	r3, #8
1a0004b8:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a0004ba:	2000      	movs	r0, #0
      break;
1a0004bc:	e7f1      	b.n	1a0004a2 <Gamepad_GetReport+0x12>
	return LPC_OK;
1a0004be:	2000      	movs	r0, #0
1a0004c0:	e7ef      	b.n	1a0004a2 <Gamepad_GetReport+0x12>
1a0004c2:	2000      	movs	r0, #0
1a0004c4:	e7ed      	b.n	1a0004a2 <Gamepad_GetReport+0x12>
1a0004c6:	bf00      	nop
1a0004c8:	00040003 	.word	0x00040003
1a0004cc:	10000100 	.word	0x10000100

1a0004d0 <usbDeviceGamepadInit>:

/*****************************************************************************
 * Public functions
 ****************************************************************************/

ErrorCode_t usbDeviceGamepadInit(USBD_HANDLE_T hUsb, USB_INTERFACE_DESCRIPTOR *pIntfDesc, uint32_t *mem_base, uint32_t *mem_size){
1a0004d0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0004d2:	b091      	sub	sp, #68	; 0x44
1a0004d4:	4605      	mov	r5, r0
1a0004d6:	460c      	mov	r4, r1
1a0004d8:	4617      	mov	r7, r2
1a0004da:	461e      	mov	r6, r3
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;
   
   // Configurar parametros HID
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a0004dc:	2238      	movs	r2, #56	; 0x38
1a0004de:	2100      	movs	r1, #0
1a0004e0:	a802      	add	r0, sp, #8
1a0004e2:	f002 f9fa 	bl	1a0028da <memset>
   hid_param.max_reports = 1;
1a0004e6:	2301      	movs	r3, #1
1a0004e8:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a0004ec:	683b      	ldr	r3, [r7, #0]
1a0004ee:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a0004f0:	6833      	ldr	r3, [r6, #0]
1a0004f2:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a0004f4:	9405      	str	r4, [sp, #20]
   
   // Funciones definidas para Gamepad
   // Se debe respetar el prototipo segï¿½n usbd_hiduser.h (de sAPI)
   hid_param.HID_GetReport = Gamepad_GetReport;
1a0004f6:	4b10      	ldr	r3, [pc, #64]	; (1a000538 <usbDeviceGamepadInit+0x68>)
1a0004f8:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Gamepad_SetReport;
1a0004fa:	4b10      	ldr	r3, [pc, #64]	; (1a00053c <usbDeviceGamepadInit+0x6c>)
1a0004fc:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr = Gamepad_EpIN_Hdlr;
1a0004fe:	4b10      	ldr	r3, [pc, #64]	; (1a000540 <usbDeviceGamepadInit+0x70>)
1a000500:	930c      	str	r3, [sp, #48]	; 0x30
   
   // Cargar parametros de reporte
   reports_data[0].len = Gamepad_ReportDescSize;
1a000502:	4b10      	ldr	r3, [pc, #64]	; (1a000544 <usbDeviceGamepadInit+0x74>)
1a000504:	881b      	ldrh	r3, [r3, #0]
1a000506:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a00050a:	2400      	movs	r4, #0
1a00050c:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Gamepad_ReportDescriptor[0];
1a000510:	4b0d      	ldr	r3, [pc, #52]	; (1a000548 <usbDeviceGamepadInit+0x78>)
1a000512:	9301      	str	r3, [sp, #4]
   hid_param.report_data = reports_data;
1a000514:	f8cd d018 	str.w	sp, [sp, #24]
   
   // Inicializar HID a partir de manejador y parametros
   ret = USBD_API->hid->init(hUsb, &hid_param);
1a000518:	4b0c      	ldr	r3, [pc, #48]	; (1a00054c <usbDeviceGamepadInit+0x7c>)
1a00051a:	681b      	ldr	r3, [r3, #0]
1a00051c:	691b      	ldr	r3, [r3, #16]
1a00051e:	685b      	ldr	r3, [r3, #4]
1a000520:	a902      	add	r1, sp, #8
1a000522:	4628      	mov	r0, r5
1a000524:	4798      	blx	r3
   
   // Actualizar los parametros de memoria de USBD API
   *mem_base = hid_param.mem_base;
1a000526:	9b02      	ldr	r3, [sp, #8]
1a000528:	603b      	str	r3, [r7, #0]
   *mem_size = hid_param.mem_size;
1a00052a:	9b03      	ldr	r3, [sp, #12]
1a00052c:	6033      	str	r3, [r6, #0]
   
   g_gamePad.hUsb = hUsb;
1a00052e:	4b08      	ldr	r3, [pc, #32]	; (1a000550 <usbDeviceGamepadInit+0x80>)
1a000530:	601d      	str	r5, [r3, #0]
   g_gamePad.tx_busy = 0;
1a000532:	731c      	strb	r4, [r3, #12]
   
   // Se devuelve estado resultado de la inicializacion
   return ret;
}
1a000534:	b011      	add	sp, #68	; 0x44
1a000536:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000538:	1a000491 	.word	0x1a000491
1a00053c:	1a000459 	.word	0x1a000459
1a000540:	1a00045d 	.word	0x1a00045d
1a000544:	1a002e10 	.word	0x1a002e10
1a000548:	1a002e14 	.word	0x1a002e14
1a00054c:	10000174 	.word	0x10000174
1a000550:	100000fc 	.word	0x100000fc

1a000554 <usbDeviceGamepadTasks>:


void usbDeviceGamepadTasks(void){
1a000554:	b538      	push	{r3, r4, r5, lr}
   
   // Primero nos aseguramos que el dispositivo esté configurado
   if (USB_IsConfigured(g_gamePad.hUsb)){
1a000556:	4b0e      	ldr	r3, [pc, #56]	; (1a000590 <usbDeviceGamepadTasks+0x3c>)
1a000558:	681b      	ldr	r3, [r3, #0]
}

static INLINE bool USB_IsConfigured(USBD_HANDLE_T hUsb)
{
    USB_CORE_CTRL_T* pCtrl = (USB_CORE_CTRL_T*) hUsb;
    return (bool) (pCtrl->config_value != 0);   
1a00055a:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
1a00055e:	b193      	cbz	r3, 1a000586 <usbDeviceGamepadTasks+0x32>
      
      // Enviar datos de reporte si esta libre
      if (g_gamePad.tx_busy == 0){
1a000560:	4b0b      	ldr	r3, [pc, #44]	; (1a000590 <usbDeviceGamepadTasks+0x3c>)
1a000562:	7b1b      	ldrb	r3, [r3, #12]
1a000564:	b993      	cbnz	r3, 1a00058c <usbDeviceGamepadTasks+0x38>
         g_gamePad.tx_busy = 1;      // marcar como ocupado
1a000566:	4c0a      	ldr	r4, [pc, #40]	; (1a000590 <usbDeviceGamepadTasks+0x3c>)
1a000568:	2301      	movs	r3, #1
1a00056a:	7323      	strb	r3, [r4, #12]
         Gamepad_UpdateReport();                // cargar reporte
1a00056c:	f7ff ff80 	bl	1a000470 <Gamepad_UpdateReport>
         USBD_API->hw->WriteEP(g_gamePad.hUsb, HID_EP_IN, &g_gamePad.report[0], GAMEPAD_REPORT_SIZE);
1a000570:	4b08      	ldr	r3, [pc, #32]	; (1a000594 <usbDeviceGamepadTasks+0x40>)
1a000572:	681b      	ldr	r3, [r3, #0]
1a000574:	681b      	ldr	r3, [r3, #0]
1a000576:	6d1d      	ldr	r5, [r3, #80]	; 0x50
1a000578:	4622      	mov	r2, r4
1a00057a:	f852 0b04 	ldr.w	r0, [r2], #4
1a00057e:	2308      	movs	r3, #8
1a000580:	2181      	movs	r1, #129	; 0x81
1a000582:	47a8      	blx	r5
1a000584:	e002      	b.n	1a00058c <usbDeviceGamepadTasks+0x38>
      }
   } else {
      // Si no está configurado, marcar como no ocupado
      g_gamePad.tx_busy = 0;
1a000586:	4b02      	ldr	r3, [pc, #8]	; (1a000590 <usbDeviceGamepadTasks+0x3c>)
1a000588:	2200      	movs	r2, #0
1a00058a:	731a      	strb	r2, [r3, #12]
   }
}
1a00058c:	bd38      	pop	{r3, r4, r5, pc}
1a00058e:	bf00      	nop
1a000590:	100000fc 	.word	0x100000fc
1a000594:	10000174 	.word	0x10000174

1a000598 <usbDeviceGamepadPress>:

void usbDeviceGamepadPress( uint8_t key )
{
   HID_GAMEPAD_REPORT_SET_VALUE(g_gamePad.report, key);
1a000598:	4b01      	ldr	r3, [pc, #4]	; (1a0005a0 <usbDeviceGamepadPress+0x8>)
1a00059a:	7198      	strb	r0, [r3, #6]
}
1a00059c:	4770      	bx	lr
1a00059e:	bf00      	nop
1a0005a0:	100000fc 	.word	0x100000fc

1a0005a4 <usbDeviceGamepadCheckCallbackSet>:
// Gamepad function to check in my device for pressed buttons
bool_t usbDeviceGamepadCheckCallbackSet(callBackFuncPtr_t checkCallback){
   bool_t retVal = TRUE;
   
   // Si la funcion de callback recibida no es nula, asignarla para los siguientes updates
   if( checkCallback != NULL ) gamepadCheckFunction = checkCallback;
1a0005a4:	b118      	cbz	r0, 1a0005ae <usbDeviceGamepadCheckCallbackSet+0xa>
1a0005a6:	4a03      	ldr	r2, [pc, #12]	; (1a0005b4 <usbDeviceGamepadCheckCallbackSet+0x10>)
1a0005a8:	6010      	str	r0, [r2, #0]
   bool_t retVal = TRUE;
1a0005aa:	2001      	movs	r0, #1
1a0005ac:	4770      	bx	lr
   else retVal = FALSE;
1a0005ae:	2000      	movs	r0, #0
   
   return retVal;
1a0005b0:	4770      	bx	lr
1a0005b2:	bf00      	nop
1a0005b4:	1000010c 	.word	0x1000010c

1a0005b8 <initialise_monitor_handles>:
}
1a0005b8:	4770      	bx	lr
1a0005ba:	Address 0x1a0005ba is out of bounds.


1a0005bc <Reset_Handler>:
void Reset_Handler(void) {
1a0005bc:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0005be:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0005c0:	4b19      	ldr	r3, [pc, #100]	; (1a000628 <Reset_Handler+0x6c>)
1a0005c2:	4a1a      	ldr	r2, [pc, #104]	; (1a00062c <Reset_Handler+0x70>)
1a0005c4:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0005c6:	3304      	adds	r3, #4
1a0005c8:	4a19      	ldr	r2, [pc, #100]	; (1a000630 <Reset_Handler+0x74>)
1a0005ca:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0005cc:	2300      	movs	r3, #0
1a0005ce:	e005      	b.n	1a0005dc <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0005d0:	4a18      	ldr	r2, [pc, #96]	; (1a000634 <Reset_Handler+0x78>)
1a0005d2:	f04f 31ff 	mov.w	r1, #4294967295
1a0005d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0005da:	3301      	adds	r3, #1
1a0005dc:	2b07      	cmp	r3, #7
1a0005de:	d9f7      	bls.n	1a0005d0 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0005e0:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0005e2:	4b15      	ldr	r3, [pc, #84]	; (1a000638 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0005e4:	e007      	b.n	1a0005f6 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0005e6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0005ea:	689a      	ldr	r2, [r3, #8]
1a0005ec:	6859      	ldr	r1, [r3, #4]
1a0005ee:	6818      	ldr	r0, [r3, #0]
1a0005f0:	f7ff fdcb 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0005f4:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0005f6:	4a11      	ldr	r2, [pc, #68]	; (1a00063c <Reset_Handler+0x80>)
1a0005f8:	4293      	cmp	r3, r2
1a0005fa:	d3f4      	bcc.n	1a0005e6 <Reset_Handler+0x2a>
1a0005fc:	e006      	b.n	1a00060c <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0005fe:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a000600:	6859      	ldr	r1, [r3, #4]
1a000602:	f854 0b08 	ldr.w	r0, [r4], #8
1a000606:	f7ff fdcf 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00060a:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a00060c:	4a0c      	ldr	r2, [pc, #48]	; (1a000640 <Reset_Handler+0x84>)
1a00060e:	4293      	cmp	r3, r2
1a000610:	d3f5      	bcc.n	1a0005fe <Reset_Handler+0x42>
    SystemInit();
1a000612:	f001 f837 	bl	1a001684 <SystemInit>
    __libc_init_array();
1a000616:	f002 f939 	bl	1a00288c <__libc_init_array>
    initialise_monitor_handles();
1a00061a:	f7ff ffcd 	bl	1a0005b8 <initialise_monitor_handles>
    main();
1a00061e:	f7ff fe99 	bl	1a000354 <main>
        __asm__ volatile("wfi");
1a000622:	bf30      	wfi
1a000624:	e7fd      	b.n	1a000622 <Reset_Handler+0x66>
1a000626:	bf00      	nop
1a000628:	40053100 	.word	0x40053100
1a00062c:	10df1000 	.word	0x10df1000
1a000630:	01dff7ff 	.word	0x01dff7ff
1a000634:	e000e280 	.word	0xe000e280
1a000638:	1a000114 	.word	0x1a000114
1a00063c:	1a000150 	.word	0x1a000150
1a000640:	1a000178 	.word	0x1a000178

1a000644 <_fini>:
void _fini(void) {}
1a000644:	4770      	bx	lr

1a000646 <_init>:
void _init(void) {}
1a000646:	4770      	bx	lr

1a000648 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000648:	2309      	movs	r3, #9
1a00064a:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00064c:	f04f 30ff 	mov.w	r0, #4294967295
1a000650:	4770      	bx	lr

1a000652 <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a000652:	2358      	movs	r3, #88	; 0x58
1a000654:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000656:	f04f 30ff 	mov.w	r0, #4294967295
1a00065a:	4770      	bx	lr

1a00065c <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a00065c:	2902      	cmp	r1, #2
1a00065e:	d904      	bls.n	1a00066a <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a000660:	2309      	movs	r3, #9
1a000662:	6003      	str	r3, [r0, #0]
       return -1;
1a000664:	f04f 30ff 	mov.w	r0, #4294967295
1a000668:	4770      	bx	lr
       return 1;
1a00066a:	2001      	movs	r0, #1
   }
}
1a00066c:	4770      	bx	lr

1a00066e <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00066e:	2358      	movs	r3, #88	; 0x58
1a000670:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000672:	f04f 30ff 	mov.w	r0, #4294967295
1a000676:	4770      	bx	lr

1a000678 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a000678:	2902      	cmp	r1, #2
1a00067a:	d81f      	bhi.n	1a0006bc <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a00067c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000680:	461d      	mov	r5, r3
1a000682:	4617      	mov	r7, r2
1a000684:	4606      	mov	r6, r0
  size_t i = 0;
1a000686:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000688:	42ac      	cmp	r4, r5
1a00068a:	d211      	bcs.n	1a0006b0 <_read_r+0x38>
         int c = __stdio_getchar();
1a00068c:	f000 f987 	bl	1a00099e <__stdio_getchar>
         if( c != -1 ){
1a000690:	f1b0 3fff 	cmp.w	r0, #4294967295
1a000694:	d0f8      	beq.n	1a000688 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000696:	f104 0801 	add.w	r8, r4, #1
1a00069a:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a00069c:	280d      	cmp	r0, #13
1a00069e:	d003      	beq.n	1a0006a8 <_read_r+0x30>
1a0006a0:	280a      	cmp	r0, #10
1a0006a2:	d001      	beq.n	1a0006a8 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0006a4:	4644      	mov	r4, r8
1a0006a6:	e7ef      	b.n	1a000688 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0006a8:	f000 f979 	bl	1a00099e <__stdio_getchar>
               return i;
1a0006ac:	4640      	mov	r0, r8
1a0006ae:	e003      	b.n	1a0006b8 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0006b0:	2313      	movs	r3, #19
1a0006b2:	6033      	str	r3, [r6, #0]
      return -1;
1a0006b4:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0006b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0006bc:	2313      	movs	r3, #19
1a0006be:	6003      	str	r3, [r0, #0]
      return -1;
1a0006c0:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0006c4:	4770      	bx	lr

1a0006c6 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0006c6:	2902      	cmp	r1, #2
1a0006c8:	d80c      	bhi.n	1a0006e4 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0006ca:	b570      	push	{r4, r5, r6, lr}
1a0006cc:	461d      	mov	r5, r3
1a0006ce:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0006d0:	2400      	movs	r4, #0
1a0006d2:	42ac      	cmp	r4, r5
1a0006d4:	d204      	bcs.n	1a0006e0 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0006d6:	5d30      	ldrb	r0, [r6, r4]
1a0006d8:	f000 f95c 	bl	1a000994 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0006dc:	3401      	adds	r4, #1
1a0006de:	e7f8      	b.n	1a0006d2 <_write_r+0xc>
       return n;
1a0006e0:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0006e2:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0006e4:	2313      	movs	r3, #19
1a0006e6:	6003      	str	r3, [r0, #0]
       return -1;
1a0006e8:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0006ec:	4770      	bx	lr
1a0006ee:	Address 0x1a0006ee is out of bounds.


1a0006f0 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0006f0:	4b05      	ldr	r3, [pc, #20]	; (1a000708 <_sbrk_r+0x18>)
1a0006f2:	681b      	ldr	r3, [r3, #0]
1a0006f4:	b123      	cbz	r3, 1a000700 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0006f6:	4b04      	ldr	r3, [pc, #16]	; (1a000708 <_sbrk_r+0x18>)
1a0006f8:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0006fa:	4401      	add	r1, r0
1a0006fc:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0006fe:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a000700:	4b01      	ldr	r3, [pc, #4]	; (1a000708 <_sbrk_r+0x18>)
1a000702:	4a02      	ldr	r2, [pc, #8]	; (1a00070c <_sbrk_r+0x1c>)
1a000704:	601a      	str	r2, [r3, #0]
1a000706:	e7f6      	b.n	1a0006f6 <_sbrk_r+0x6>
1a000708:	10000110 	.word	0x10000110
1a00070c:	10000184 	.word	0x10000184

1a000710 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000710:	2300      	movs	r3, #0
1a000712:	2b1c      	cmp	r3, #28
1a000714:	d812      	bhi.n	1a00073c <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a000716:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000718:	4a09      	ldr	r2, [pc, #36]	; (1a000740 <Board_SetupMuxing+0x30>)
1a00071a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a00071e:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000722:	784a      	ldrb	r2, [r1, #1]
1a000724:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a000726:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a00072a:	4906      	ldr	r1, [pc, #24]	; (1a000744 <Board_SetupMuxing+0x34>)
1a00072c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a000730:	3301      	adds	r3, #1
1a000732:	2b1c      	cmp	r3, #28
1a000734:	d9f0      	bls.n	1a000718 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000736:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00073a:	4770      	bx	lr
1a00073c:	4770      	bx	lr
1a00073e:	bf00      	nop
1a000740:	1a002f2c 	.word	0x1a002f2c
1a000744:	40086000 	.word	0x40086000

1a000748 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a000748:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a00074a:	4a17      	ldr	r2, [pc, #92]	; (1a0007a8 <Board_SetupClocking+0x60>)
1a00074c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000750:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000754:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000758:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a00075c:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000760:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000764:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000768:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a00076c:	2201      	movs	r2, #1
1a00076e:	490f      	ldr	r1, [pc, #60]	; (1a0007ac <Board_SetupClocking+0x64>)
1a000770:	2006      	movs	r0, #6
1a000772:	f000 fa9d 	bl	1a000cb0 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a000776:	2400      	movs	r4, #0
1a000778:	b14c      	cbz	r4, 1a00078e <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00077a:	4b0b      	ldr	r3, [pc, #44]	; (1a0007a8 <Board_SetupClocking+0x60>)
1a00077c:	685a      	ldr	r2, [r3, #4]
1a00077e:	f022 020c 	bic.w	r2, r2, #12
1a000782:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000784:	685a      	ldr	r2, [r3, #4]
1a000786:	f042 0203 	orr.w	r2, r2, #3
1a00078a:	605a      	str	r2, [r3, #4]
}
1a00078c:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a00078e:	4808      	ldr	r0, [pc, #32]	; (1a0007b0 <Board_SetupClocking+0x68>)
1a000790:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000794:	2301      	movs	r3, #1
1a000796:	788a      	ldrb	r2, [r1, #2]
1a000798:	7849      	ldrb	r1, [r1, #1]
1a00079a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00079e:	f000 fd93 	bl	1a0012c8 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0007a2:	3401      	adds	r4, #1
1a0007a4:	e7e8      	b.n	1a000778 <Board_SetupClocking+0x30>
1a0007a6:	bf00      	nop
1a0007a8:	40043000 	.word	0x40043000
1a0007ac:	0c28cb00 	.word	0x0c28cb00
1a0007b0:	1a002f28 	.word	0x1a002f28

1a0007b4 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0007b4:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0007b6:	f7ff ffab 	bl	1a000710 <Board_SetupMuxing>
    Board_SetupClocking();
1a0007ba:	f7ff ffc5 	bl	1a000748 <Board_SetupClocking>
}
1a0007be:	bd08      	pop	{r3, pc}

1a0007c0 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0007c0:	2200      	movs	r2, #0
1a0007c2:	2a05      	cmp	r2, #5
1a0007c4:	d819      	bhi.n	1a0007fa <Board_LED_Init+0x3a>
{
1a0007c6:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0007c8:	490c      	ldr	r1, [pc, #48]	; (1a0007fc <Board_LED_Init+0x3c>)
1a0007ca:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0007ce:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0007d2:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0007d4:	4b0a      	ldr	r3, [pc, #40]	; (1a000800 <Board_LED_Init+0x40>)
1a0007d6:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0007da:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0007de:	2001      	movs	r0, #1
1a0007e0:	40a0      	lsls	r0, r4
1a0007e2:	4301      	orrs	r1, r0
1a0007e4:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0007e8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0007ec:	2100      	movs	r1, #0
1a0007ee:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0007f0:	3201      	adds	r2, #1
1a0007f2:	2a05      	cmp	r2, #5
1a0007f4:	d9e8      	bls.n	1a0007c8 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0007f6:	bc70      	pop	{r4, r5, r6}
1a0007f8:	4770      	bx	lr
1a0007fa:	4770      	bx	lr
1a0007fc:	1a002fac 	.word	0x1a002fac
1a000800:	400f4000 	.word	0x400f4000

1a000804 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a000804:	2300      	movs	r3, #0
1a000806:	2b03      	cmp	r3, #3
1a000808:	d816      	bhi.n	1a000838 <Board_TEC_Init+0x34>
{
1a00080a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00080c:	490b      	ldr	r1, [pc, #44]	; (1a00083c <Board_TEC_Init+0x38>)
1a00080e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000812:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000816:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a000818:	4c09      	ldr	r4, [pc, #36]	; (1a000840 <Board_TEC_Init+0x3c>)
1a00081a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00081e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000822:	2001      	movs	r0, #1
1a000824:	40a8      	lsls	r0, r5
1a000826:	ea21 0100 	bic.w	r1, r1, r0
1a00082a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00082e:	3301      	adds	r3, #1
1a000830:	2b03      	cmp	r3, #3
1a000832:	d9eb      	bls.n	1a00080c <Board_TEC_Init+0x8>
   }
}
1a000834:	bc30      	pop	{r4, r5}
1a000836:	4770      	bx	lr
1a000838:	4770      	bx	lr
1a00083a:	bf00      	nop
1a00083c:	1a002fa4 	.word	0x1a002fa4
1a000840:	400f4000 	.word	0x400f4000

1a000844 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a000844:	2300      	movs	r3, #0
1a000846:	2b08      	cmp	r3, #8
1a000848:	d816      	bhi.n	1a000878 <Board_GPIO_Init+0x34>
{
1a00084a:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a00084c:	490b      	ldr	r1, [pc, #44]	; (1a00087c <Board_GPIO_Init+0x38>)
1a00084e:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a000852:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a000856:	784d      	ldrb	r5, [r1, #1]
1a000858:	4c09      	ldr	r4, [pc, #36]	; (1a000880 <Board_GPIO_Init+0x3c>)
1a00085a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a00085e:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a000862:	2001      	movs	r0, #1
1a000864:	40a8      	lsls	r0, r5
1a000866:	ea21 0100 	bic.w	r1, r1, r0
1a00086a:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00086e:	3301      	adds	r3, #1
1a000870:	2b08      	cmp	r3, #8
1a000872:	d9eb      	bls.n	1a00084c <Board_GPIO_Init+0x8>
   }
}
1a000874:	bc30      	pop	{r4, r5}
1a000876:	4770      	bx	lr
1a000878:	4770      	bx	lr
1a00087a:	bf00      	nop
1a00087c:	1a002fb8 	.word	0x1a002fb8
1a000880:	400f4000 	.word	0x400f4000

1a000884 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a000884:	b510      	push	{r4, lr}
1a000886:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a000888:	4c08      	ldr	r4, [pc, #32]	; (1a0008ac <Board_ADC_Init+0x28>)
1a00088a:	4669      	mov	r1, sp
1a00088c:	4620      	mov	r0, r4
1a00088e:	f000 f95f 	bl	1a000b50 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a000892:	4a07      	ldr	r2, [pc, #28]	; (1a0008b0 <Board_ADC_Init+0x2c>)
1a000894:	4669      	mov	r1, sp
1a000896:	4620      	mov	r0, r4
1a000898:	f000 f9c5 	bl	1a000c26 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a00089c:	2200      	movs	r2, #0
1a00089e:	4669      	mov	r1, sp
1a0008a0:	4620      	mov	r0, r4
1a0008a2:	f000 f9d9 	bl	1a000c58 <Chip_ADC_SetResolution>
}
1a0008a6:	b002      	add	sp, #8
1a0008a8:	bd10      	pop	{r4, pc}
1a0008aa:	bf00      	nop
1a0008ac:	400e3000 	.word	0x400e3000
1a0008b0:	00061a80 	.word	0x00061a80

1a0008b4 <Board_SPI_Init>:
{
1a0008b4:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0008b6:	4c0b      	ldr	r4, [pc, #44]	; (1a0008e4 <Board_SPI_Init+0x30>)
1a0008b8:	4620      	mov	r0, r4
1a0008ba:	f000 f8b7 	bl	1a000a2c <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0008be:	6863      	ldr	r3, [r4, #4]
1a0008c0:	f023 0304 	bic.w	r3, r3, #4
1a0008c4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0008c6:	6823      	ldr	r3, [r4, #0]
1a0008c8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0008cc:	f043 0307 	orr.w	r3, r3, #7
1a0008d0:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0008d2:	4905      	ldr	r1, [pc, #20]	; (1a0008e8 <Board_SPI_Init+0x34>)
1a0008d4:	4620      	mov	r0, r4
1a0008d6:	f000 f88a 	bl	1a0009ee <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0008da:	6863      	ldr	r3, [r4, #4]
1a0008dc:	f043 0302 	orr.w	r3, r3, #2
1a0008e0:	6063      	str	r3, [r4, #4]
}
1a0008e2:	bd10      	pop	{r4, pc}
1a0008e4:	400c5000 	.word	0x400c5000
1a0008e8:	000186a0 	.word	0x000186a0

1a0008ec <Board_I2C_Init>:
{
1a0008ec:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0008ee:	2000      	movs	r0, #0
1a0008f0:	f000 f8c8 	bl	1a000a84 <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0008f4:	4b04      	ldr	r3, [pc, #16]	; (1a000908 <Board_I2C_Init+0x1c>)
1a0008f6:	f640 0208 	movw	r2, #2056	; 0x808
1a0008fa:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0008fe:	4903      	ldr	r1, [pc, #12]	; (1a00090c <Board_I2C_Init+0x20>)
1a000900:	2000      	movs	r0, #0
1a000902:	f000 f8d1 	bl	1a000aa8 <Chip_I2C_SetClockRate>
}
1a000906:	bd08      	pop	{r3, pc}
1a000908:	40086000 	.word	0x40086000
1a00090c:	000f4240 	.word	0x000f4240

1a000910 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a000910:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a000912:	4c07      	ldr	r4, [pc, #28]	; (1a000930 <Board_Debug_Init+0x20>)
1a000914:	4620      	mov	r0, r4
1a000916:	f000 fde9 	bl	1a0014ec <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00091a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00091e:	4620      	mov	r0, r4
1a000920:	f000 fe42 	bl	1a0015a8 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a000924:	2303      	movs	r3, #3
1a000926:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a000928:	2301      	movs	r3, #1
1a00092a:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a00092c:	bd10      	pop	{r4, pc}
1a00092e:	bf00      	nop
1a000930:	400c1000 	.word	0x400c1000

1a000934 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a000934:	4b03      	ldr	r3, [pc, #12]	; (1a000944 <Board_UARTPutChar+0x10>)
1a000936:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a000938:	f013 0f20 	tst.w	r3, #32
1a00093c:	d0fa      	beq.n	1a000934 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a00093e:	4b01      	ldr	r3, [pc, #4]	; (1a000944 <Board_UARTPutChar+0x10>)
1a000940:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a000942:	4770      	bx	lr
1a000944:	400c1000 	.word	0x400c1000

1a000948 <Board_UARTGetChar>:
	return pUART->LSR;
1a000948:	4b05      	ldr	r3, [pc, #20]	; (1a000960 <Board_UARTGetChar+0x18>)
1a00094a:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a00094c:	f013 0f01 	tst.w	r3, #1
1a000950:	d003      	beq.n	1a00095a <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a000952:	4b03      	ldr	r3, [pc, #12]	; (1a000960 <Board_UARTGetChar+0x18>)
1a000954:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a000956:	b2c0      	uxtb	r0, r0
1a000958:	4770      	bx	lr
   }
   return EOF;
1a00095a:	f04f 30ff 	mov.w	r0, #4294967295
}
1a00095e:	4770      	bx	lr
1a000960:	400c1000 	.word	0x400c1000

1a000964 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a000964:	b508      	push	{r3, lr}
   DEBUGINIT();
1a000966:	f7ff ffd3 	bl	1a000910 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00096a:	4809      	ldr	r0, [pc, #36]	; (1a000990 <Board_Init+0x2c>)
1a00096c:	f000 f8b8 	bl	1a000ae0 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a000970:	f7ff ff68 	bl	1a000844 <Board_GPIO_Init>
   Board_ADC_Init();
1a000974:	f7ff ff86 	bl	1a000884 <Board_ADC_Init>
   Board_SPI_Init();
1a000978:	f7ff ff9c 	bl	1a0008b4 <Board_SPI_Init>
   Board_I2C_Init();
1a00097c:	f7ff ffb6 	bl	1a0008ec <Board_I2C_Init>

   Board_LED_Init();
1a000980:	f7ff ff1e 	bl	1a0007c0 <Board_LED_Init>
   Board_TEC_Init();
1a000984:	f7ff ff3e 	bl	1a000804 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a000988:	f000 fa72 	bl	1a000e70 <SystemCoreClockUpdate>
}
1a00098c:	bd08      	pop	{r3, pc}
1a00098e:	bf00      	nop
1a000990:	400f4000 	.word	0x400f4000

1a000994 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a000994:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a000996:	b2c0      	uxtb	r0, r0
1a000998:	f7ff ffcc 	bl	1a000934 <Board_UARTPutChar>
}
1a00099c:	bd08      	pop	{r3, pc}

1a00099e <__stdio_getchar>:

int __stdio_getchar()
{
1a00099e:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0009a0:	f7ff ffd2 	bl	1a000948 <Board_UARTGetChar>
}
1a0009a4:	bd08      	pop	{r3, pc}

1a0009a6 <__stdio_init>:

void __stdio_init()
{
1a0009a6:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0009a8:	f7ff ffb2 	bl	1a000910 <Board_Debug_Init>
1a0009ac:	bd08      	pop	{r3, pc}
1a0009ae:	Address 0x1a0009ae is out of bounds.


1a0009b0 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0009b0:	4b03      	ldr	r3, [pc, #12]	; (1a0009c0 <Chip_SSP_GetClockIndex+0x10>)
1a0009b2:	4298      	cmp	r0, r3
1a0009b4:	d001      	beq.n	1a0009ba <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0009b6:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0009b8:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0009ba:	20a5      	movs	r0, #165	; 0xa5
1a0009bc:	4770      	bx	lr
1a0009be:	bf00      	nop
1a0009c0:	400c5000 	.word	0x400c5000

1a0009c4 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0009c4:	4b04      	ldr	r3, [pc, #16]	; (1a0009d8 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0009c6:	4298      	cmp	r0, r3
1a0009c8:	d002      	beq.n	1a0009d0 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0009ca:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0009ce:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0009d0:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0009d4:	4770      	bx	lr
1a0009d6:	bf00      	nop
1a0009d8:	400c5000 	.word	0x400c5000

1a0009dc <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0009dc:	6803      	ldr	r3, [r0, #0]
1a0009de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0009e2:	0209      	lsls	r1, r1, #8
1a0009e4:	b289      	uxth	r1, r1
1a0009e6:	4319      	orrs	r1, r3
1a0009e8:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a0009ea:	6102      	str	r2, [r0, #16]
}
1a0009ec:	4770      	bx	lr

1a0009ee <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a0009ee:	b570      	push	{r4, r5, r6, lr}
1a0009f0:	4606      	mov	r6, r0
1a0009f2:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0009f4:	f7ff ffe6 	bl	1a0009c4 <Chip_SSP_GetPeriphClockIndex>
1a0009f8:	f000 fd0a 	bl	1a001410 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a0009fc:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a0009fe:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a000a02:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a000a04:	e000      	b.n	1a000a08 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a000a06:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a000a08:	42ab      	cmp	r3, r5
1a000a0a:	d90b      	bls.n	1a000a24 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a000a0c:	1c4c      	adds	r4, r1, #1
1a000a0e:	fb02 f304 	mul.w	r3, r2, r4
1a000a12:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a000a16:	429d      	cmp	r5, r3
1a000a18:	d2f6      	bcs.n	1a000a08 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a000a1a:	2cff      	cmp	r4, #255	; 0xff
1a000a1c:	d9f3      	bls.n	1a000a06 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a000a1e:	3202      	adds	r2, #2
				cr0_div = 0;
1a000a20:	2100      	movs	r1, #0
1a000a22:	e7f1      	b.n	1a000a08 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a000a24:	4630      	mov	r0, r6
1a000a26:	f7ff ffd9 	bl	1a0009dc <Chip_SSP_SetClockRate>
}
1a000a2a:	bd70      	pop	{r4, r5, r6, pc}

1a000a2c <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a000a2c:	b510      	push	{r4, lr}
1a000a2e:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a000a30:	f7ff ffbe 	bl	1a0009b0 <Chip_SSP_GetClockIndex>
1a000a34:	f000 fcb8 	bl	1a0013a8 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a000a38:	4620      	mov	r0, r4
1a000a3a:	f7ff ffc3 	bl	1a0009c4 <Chip_SSP_GetPeriphClockIndex>
1a000a3e:	f000 fcb3 	bl	1a0013a8 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a000a42:	6863      	ldr	r3, [r4, #4]
1a000a44:	f023 0304 	bic.w	r3, r3, #4
1a000a48:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a000a4a:	6823      	ldr	r3, [r4, #0]
1a000a4c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000a50:	f043 0307 	orr.w	r3, r3, #7
1a000a54:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a000a56:	4902      	ldr	r1, [pc, #8]	; (1a000a60 <Chip_SSP_Init+0x34>)
1a000a58:	4620      	mov	r0, r4
1a000a5a:	f7ff ffc8 	bl	1a0009ee <Chip_SSP_SetBitRate>
}
1a000a5e:	bd10      	pop	{r4, pc}
1a000a60:	000186a0 	.word	0x000186a0

1a000a64 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a000a64:	2901      	cmp	r1, #1
1a000a66:	d109      	bne.n	1a000a7c <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a000a68:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000a6c:	0082      	lsls	r2, r0, #2
1a000a6e:	4b04      	ldr	r3, [pc, #16]	; (1a000a80 <Chip_I2C_EventHandler+0x1c>)
1a000a70:	4413      	add	r3, r2
1a000a72:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a000a74:	7d13      	ldrb	r3, [r2, #20]
1a000a76:	b2db      	uxtb	r3, r3
1a000a78:	2b04      	cmp	r3, #4
1a000a7a:	d0fb      	beq.n	1a000a74 <Chip_I2C_EventHandler+0x10>
}
1a000a7c:	4770      	bx	lr
1a000a7e:	bf00      	nop
1a000a80:	1000004c 	.word	0x1000004c

1a000a84 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a000a84:	b570      	push	{r4, r5, r6, lr}
1a000a86:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a000a88:	4e06      	ldr	r6, [pc, #24]	; (1a000aa4 <Chip_I2C_Init+0x20>)
1a000a8a:	00c4      	lsls	r4, r0, #3
1a000a8c:	1a22      	subs	r2, r4, r0
1a000a8e:	0093      	lsls	r3, r2, #2
1a000a90:	4433      	add	r3, r6
1a000a92:	8898      	ldrh	r0, [r3, #4]
1a000a94:	f000 fc88 	bl	1a0013a8 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a000a98:	1b64      	subs	r4, r4, r5
1a000a9a:	00a3      	lsls	r3, r4, #2
1a000a9c:	58f3      	ldr	r3, [r6, r3]
1a000a9e:	226c      	movs	r2, #108	; 0x6c
1a000aa0:	619a      	str	r2, [r3, #24]
}
1a000aa2:	bd70      	pop	{r4, r5, r6, pc}
1a000aa4:	1000004c 	.word	0x1000004c

1a000aa8 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a000aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000aac:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a000aae:	4e0b      	ldr	r6, [pc, #44]	; (1a000adc <Chip_I2C_SetClockRate+0x34>)
1a000ab0:	00c5      	lsls	r5, r0, #3
1a000ab2:	1a2b      	subs	r3, r5, r0
1a000ab4:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a000ab8:	eb06 0308 	add.w	r3, r6, r8
1a000abc:	8898      	ldrh	r0, [r3, #4]
1a000abe:	f000 fca7 	bl	1a001410 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a000ac2:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a000ac6:	f856 3008 	ldr.w	r3, [r6, r8]
1a000aca:	0842      	lsrs	r2, r0, #1
1a000acc:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a000ace:	f856 3008 	ldr.w	r3, [r6, r8]
1a000ad2:	691a      	ldr	r2, [r3, #16]
1a000ad4:	1a80      	subs	r0, r0, r2
1a000ad6:	6158      	str	r0, [r3, #20]
}
1a000ad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000adc:	1000004c 	.word	0x1000004c

1a000ae0 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a000ae0:	4770      	bx	lr
1a000ae2:	Address 0x1a000ae2 is out of bounds.


1a000ae4 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a000ae4:	4b03      	ldr	r3, [pc, #12]	; (1a000af4 <Chip_ADC_GetClockIndex+0x10>)
1a000ae6:	4298      	cmp	r0, r3
1a000ae8:	d001      	beq.n	1a000aee <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a000aea:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a000aec:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a000aee:	2004      	movs	r0, #4
1a000af0:	4770      	bx	lr
1a000af2:	bf00      	nop
1a000af4:	400e4000 	.word	0x400e4000

1a000af8 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a000af8:	b570      	push	{r4, r5, r6, lr}
1a000afa:	460d      	mov	r5, r1
1a000afc:	4614      	mov	r4, r2
1a000afe:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a000b00:	f7ff fff0 	bl	1a000ae4 <Chip_ADC_GetClockIndex>
1a000b04:	f000 fc84 	bl	1a001410 <Chip_Clock_GetRate>
	if (burstMode) {
1a000b08:	b155      	cbz	r5, 1a000b20 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a000b0a:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a000b0e:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a000b12:	0064      	lsls	r4, r4, #1
1a000b14:	fbb0 f0f4 	udiv	r0, r0, r4
1a000b18:	b2c0      	uxtb	r0, r0
1a000b1a:	3801      	subs	r0, #1
	return div;
}
1a000b1c:	b2c0      	uxtb	r0, r0
1a000b1e:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a000b20:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000b24:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a000b28:	e7f1      	b.n	1a000b0e <getClkDiv+0x16>

1a000b2a <setStartMode>:

/* Set start mode for ADC */
void setStartMode(LPC_ADC_T *pADC, uint8_t start_mode)
{
	uint32_t temp;
	temp = pADC->CR & (~ADC_CR_START_MASK);
1a000b2a:	6803      	ldr	r3, [r0, #0]
1a000b2c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
	pADC->CR = temp | (ADC_CR_START_MODE_SEL((uint32_t) start_mode));
1a000b30:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a000b34:	6001      	str	r1, [r0, #0]
}
1a000b36:	4770      	bx	lr

1a000b38 <readAdcVal>:

/* Get the ADC value */
Status readAdcVal(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
	uint32_t temp;
	temp = pADC->DR[channel];
1a000b38:	3104      	adds	r1, #4
1a000b3a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
	if (!ADC_DR_DONE(temp)) {
1a000b3e:	2b00      	cmp	r3, #0
1a000b40:	da04      	bge.n	1a000b4c <readAdcVal+0x14>
		return ERROR;
	}
	/*	if(ADC_DR_OVERRUN(temp) && (pADC->CR & ADC_CR_BURST)) */
	/*	return ERROR; */
	*data = (uint16_t) ADC_DR_RESULT(temp);
1a000b42:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a000b46:	8013      	strh	r3, [r2, #0]
	return SUCCESS;
1a000b48:	2001      	movs	r0, #1
1a000b4a:	4770      	bx	lr
		return ERROR;
1a000b4c:	2000      	movs	r0, #0
}
1a000b4e:	4770      	bx	lr

1a000b50 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a000b50:	b538      	push	{r3, r4, r5, lr}
1a000b52:	4605      	mov	r5, r0
1a000b54:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a000b56:	f7ff ffc5 	bl	1a000ae4 <Chip_ADC_GetClockIndex>
1a000b5a:	2301      	movs	r3, #1
1a000b5c:	461a      	mov	r2, r3
1a000b5e:	4619      	mov	r1, r3
1a000b60:	f000 fc04 	bl	1a00136c <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a000b64:	2100      	movs	r1, #0
1a000b66:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a000b68:	4a08      	ldr	r2, [pc, #32]	; (1a000b8c <Chip_ADC_Init+0x3c>)
1a000b6a:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a000b6c:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a000b6e:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a000b70:	230b      	movs	r3, #11
1a000b72:	4628      	mov	r0, r5
1a000b74:	f7ff ffc0 	bl	1a000af8 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000b78:	0200      	lsls	r0, r0, #8
1a000b7a:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000b7e:	7920      	ldrb	r0, [r4, #4]
1a000b80:	0440      	lsls	r0, r0, #17
1a000b82:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000b86:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a000b88:	6028      	str	r0, [r5, #0]
}
1a000b8a:	bd38      	pop	{r3, r4, r5, pc}
1a000b8c:	00061a80 	.word	0x00061a80

1a000b90 <Chip_ADC_DeInit>:

/* Shutdown ADC */
void Chip_ADC_DeInit(LPC_ADC_T *pADC)
{
1a000b90:	b508      	push	{r3, lr}
	pADC->INTEN = 0x00000100;
1a000b92:	f44f 7280 	mov.w	r2, #256	; 0x100
1a000b96:	60c2      	str	r2, [r0, #12]
	pADC->CR = 0;
1a000b98:	2200      	movs	r2, #0
1a000b9a:	6002      	str	r2, [r0, #0]
	Chip_Clock_Disable(Chip_ADC_GetClockIndex(pADC));
1a000b9c:	f7ff ffa2 	bl	1a000ae4 <Chip_ADC_GetClockIndex>
1a000ba0:	f000 fc1c 	bl	1a0013dc <Chip_Clock_Disable>
}
1a000ba4:	bd08      	pop	{r3, pc}

1a000ba6 <Chip_ADC_ReadValue>:

/* Get the ADC value */
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data)
{
1a000ba6:	b508      	push	{r3, lr}
	return readAdcVal(pADC, channel, data);
1a000ba8:	f7ff ffc6 	bl	1a000b38 <readAdcVal>
}
1a000bac:	bd08      	pop	{r3, pc}

1a000bae <Chip_ADC_ReadStatus>:

/* Get ADC Channel status from ADC data register */
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType)
{
	switch (StatusType) {
1a000bae:	2a01      	cmp	r2, #1
1a000bb0:	d00a      	beq.n	1a000bc8 <Chip_ADC_ReadStatus+0x1a>
1a000bb2:	b11a      	cbz	r2, 1a000bbc <Chip_ADC_ReadStatus+0xe>
1a000bb4:	2a02      	cmp	r2, #2
1a000bb6:	d00f      	beq.n	1a000bd8 <Chip_ADC_ReadStatus+0x2a>
		return pADC->STAT >> 16 ? SET : RESET;

	default:
		break;
	}
	return RESET;
1a000bb8:	2000      	movs	r0, #0
1a000bba:	4770      	bx	lr
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000bbc:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000bbe:	40c8      	lsrs	r0, r1
1a000bc0:	f000 0001 	and.w	r0, r0, #1
1a000bc4:	b2c0      	uxtb	r0, r0
1a000bc6:	4770      	bx	lr
		channel += 8;
1a000bc8:	3108      	adds	r1, #8
1a000bca:	b2c9      	uxtb	r1, r1
		return (pADC->STAT & (1UL << channel)) ? SET : RESET;
1a000bcc:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000bce:	40c8      	lsrs	r0, r1
1a000bd0:	f000 0001 	and.w	r0, r0, #1
1a000bd4:	b2c0      	uxtb	r0, r0
1a000bd6:	4770      	bx	lr
		return pADC->STAT >> 16 ? SET : RESET;
1a000bd8:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000bda:	0c1b      	lsrs	r3, r3, #16
1a000bdc:	bf14      	ite	ne
1a000bde:	2001      	movne	r0, #1
1a000be0:	2000      	moveq	r0, #0
}
1a000be2:	4770      	bx	lr

1a000be4 <Chip_ADC_Int_SetChannelCmd>:

/* Enable/Disable interrupt for ADC channel */
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000be4:	2a01      	cmp	r2, #1
1a000be6:	d006      	beq.n	1a000bf6 <Chip_ADC_Int_SetChannelCmd+0x12>
		pADC->INTEN |= (1UL << channel);
	}
	else {
		pADC->INTEN &= (~(1UL << channel));
1a000be8:	68c3      	ldr	r3, [r0, #12]
1a000bea:	2201      	movs	r2, #1
1a000bec:	408a      	lsls	r2, r1
1a000bee:	ea23 0302 	bic.w	r3, r3, r2
1a000bf2:	60c3      	str	r3, [r0, #12]
1a000bf4:	4770      	bx	lr
{
1a000bf6:	b410      	push	{r4}
		pADC->INTEN |= (1UL << channel);
1a000bf8:	68c4      	ldr	r4, [r0, #12]
1a000bfa:	408a      	lsls	r2, r1
1a000bfc:	4314      	orrs	r4, r2
1a000bfe:	60c4      	str	r4, [r0, #12]
	}
}
1a000c00:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000c04:	4770      	bx	lr

1a000c06 <Chip_ADC_SetStartMode>:

/* Select the mode starting the AD conversion */
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption)
{
1a000c06:	b508      	push	{r3, lr}
	if ((mode != ADC_START_NOW) && (mode != ADC_NO_START)) {
1a000c08:	2901      	cmp	r1, #1
1a000c0a:	d904      	bls.n	1a000c16 <Chip_ADC_SetStartMode+0x10>
		if (EdgeOption) {
1a000c0c:	b132      	cbz	r2, 1a000c1c <Chip_ADC_SetStartMode+0x16>
			pADC->CR |= ADC_CR_EDGE;
1a000c0e:	6803      	ldr	r3, [r0, #0]
1a000c10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a000c14:	6003      	str	r3, [r0, #0]
		}
		else {
			pADC->CR &= ~ADC_CR_EDGE;
		}
	}
	setStartMode(pADC, (uint8_t) mode);
1a000c16:	f7ff ff88 	bl	1a000b2a <setStartMode>
}
1a000c1a:	bd08      	pop	{r3, pc}
			pADC->CR &= ~ADC_CR_EDGE;
1a000c1c:	6803      	ldr	r3, [r0, #0]
1a000c1e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a000c22:	6003      	str	r3, [r0, #0]
1a000c24:	e7f7      	b.n	1a000c16 <Chip_ADC_SetStartMode+0x10>

1a000c26 <Chip_ADC_SetSampleRate>:

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a000c26:	b570      	push	{r4, r5, r6, lr}
1a000c28:	4605      	mov	r5, r0
1a000c2a:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a000c2c:	6804      	ldr	r4, [r0, #0]
1a000c2e:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000c32:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a000c36:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a000c38:	790b      	ldrb	r3, [r1, #4]
1a000c3a:	f1c3 030b 	rsb	r3, r3, #11
1a000c3e:	b2db      	uxtb	r3, r3
1a000c40:	7949      	ldrb	r1, [r1, #5]
1a000c42:	f7ff ff59 	bl	1a000af8 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a000c46:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a000c4a:	7933      	ldrb	r3, [r6, #4]
1a000c4c:	045b      	lsls	r3, r3, #17
1a000c4e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a000c52:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a000c54:	602b      	str	r3, [r5, #0]
}
1a000c56:	bd70      	pop	{r4, r5, r6, pc}

1a000c58 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a000c58:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a000c5a:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a000c5c:	680a      	ldr	r2, [r1, #0]
1a000c5e:	f7ff ffe2 	bl	1a000c26 <Chip_ADC_SetSampleRate>
}
1a000c62:	bd08      	pop	{r3, pc}

1a000c64 <Chip_ADC_EnableChannel>:

/* Enable or disable the ADC channel on ADC peripheral */
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState)
{
	if (NewState == ENABLE) {
1a000c64:	2a01      	cmp	r2, #1
1a000c66:	d00a      	beq.n	1a000c7e <Chip_ADC_EnableChannel+0x1a>
		pADC->CR |= ADC_CR_CH_SEL(channel);
	}
	else {
		pADC->CR &= ~ADC_CR_START_MASK;
1a000c68:	6802      	ldr	r2, [r0, #0]
1a000c6a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
1a000c6e:	6002      	str	r2, [r0, #0]
		pADC->CR &= ~ADC_CR_CH_SEL(channel);
1a000c70:	6803      	ldr	r3, [r0, #0]
1a000c72:	2201      	movs	r2, #1
1a000c74:	408a      	lsls	r2, r1
1a000c76:	ea23 0302 	bic.w	r3, r3, r2
1a000c7a:	6003      	str	r3, [r0, #0]
1a000c7c:	4770      	bx	lr
{
1a000c7e:	b410      	push	{r4}
		pADC->CR |= ADC_CR_CH_SEL(channel);
1a000c80:	6804      	ldr	r4, [r0, #0]
1a000c82:	408a      	lsls	r2, r1
1a000c84:	4314      	orrs	r4, r2
1a000c86:	6004      	str	r4, [r0, #0]
	}
}
1a000c88:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000c8c:	4770      	bx	lr

1a000c8e <Chip_ADC_SetBurstCmd>:

/* Enable burst mode */
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
1a000c8e:	b538      	push	{r3, r4, r5, lr}
1a000c90:	4604      	mov	r4, r0
1a000c92:	460d      	mov	r5, r1
	setStartMode(pADC, ADC_NO_START);
1a000c94:	2100      	movs	r1, #0
1a000c96:	f7ff ff48 	bl	1a000b2a <setStartMode>
	
    if (NewState == DISABLE) {
1a000c9a:	b925      	cbnz	r5, 1a000ca6 <Chip_ADC_SetBurstCmd+0x18>
		pADC->CR &= ~ADC_CR_BURST;
1a000c9c:	6823      	ldr	r3, [r4, #0]
1a000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a000ca2:	6023      	str	r3, [r4, #0]
	}
	else {
		pADC->CR |= ADC_CR_BURST;
	}
}
1a000ca4:	bd38      	pop	{r3, r4, r5, pc}
		pADC->CR |= ADC_CR_BURST;
1a000ca6:	6823      	ldr	r3, [r4, #0]
1a000ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a000cac:	6023      	str	r3, [r4, #0]
}
1a000cae:	e7f9      	b.n	1a000ca4 <Chip_ADC_SetBurstCmd+0x16>

1a000cb0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a000cb0:	b570      	push	{r4, r5, r6, lr}
1a000cb2:	b08a      	sub	sp, #40	; 0x28
1a000cb4:	4605      	mov	r5, r0
1a000cb6:	460e      	mov	r6, r1
1a000cb8:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a000cba:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000cbe:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a000cc0:	2806      	cmp	r0, #6
1a000cc2:	d018      	beq.n	1a000cf6 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000cc4:	2300      	movs	r3, #0
1a000cc6:	2201      	movs	r2, #1
1a000cc8:	4629      	mov	r1, r5
1a000cca:	2004      	movs	r0, #4
1a000ccc:	f000 fafc 	bl	1a0012c8 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a000cd0:	4a4a      	ldr	r2, [pc, #296]	; (1a000dfc <Chip_SetupCoreClock+0x14c>)
1a000cd2:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000cd4:	f043 0301 	orr.w	r3, r3, #1
1a000cd8:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a000cda:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000cde:	a901      	add	r1, sp, #4
1a000ce0:	4630      	mov	r0, r6
1a000ce2:	f000 fa69 	bl	1a0011b8 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a000ce6:	4b46      	ldr	r3, [pc, #280]	; (1a000e00 <Chip_SetupCoreClock+0x150>)
1a000ce8:	429e      	cmp	r6, r3
1a000cea:	d916      	bls.n	1a000d1a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a000cec:	9b01      	ldr	r3, [sp, #4]
1a000cee:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000cf2:	d003      	beq.n	1a000cfc <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a000cf4:	e7fe      	b.n	1a000cf4 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a000cf6:	f000 f9c1 	bl	1a00107c <Chip_Clock_EnableCrystal>
1a000cfa:	e7e3      	b.n	1a000cc4 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a000cfc:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000d00:	d005      	beq.n	1a000d0e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a000d02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000d06:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a000d08:	2500      	movs	r5, #0
			direct = 1;
1a000d0a:	2601      	movs	r6, #1
1a000d0c:	e007      	b.n	1a000d1e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a000d0e:	9b04      	ldr	r3, [sp, #16]
1a000d10:	3301      	adds	r3, #1
1a000d12:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a000d14:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a000d16:	2600      	movs	r6, #0
1a000d18:	e001      	b.n	1a000d1e <Chip_SetupCoreClock+0x6e>
1a000d1a:	2500      	movs	r5, #0
1a000d1c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000d1e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000d22:	9b01      	ldr	r3, [sp, #4]
1a000d24:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000d28:	9a05      	ldr	r2, [sp, #20]
1a000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000d2e:	9a03      	ldr	r2, [sp, #12]
1a000d30:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000d34:	9a04      	ldr	r2, [sp, #16]
1a000d36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000d3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000d3e:	4a2f      	ldr	r2, [pc, #188]	; (1a000dfc <Chip_SetupCoreClock+0x14c>)
1a000d40:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000d42:	4b2e      	ldr	r3, [pc, #184]	; (1a000dfc <Chip_SetupCoreClock+0x14c>)
1a000d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a000d46:	f013 0f01 	tst.w	r3, #1
1a000d4a:	d0fa      	beq.n	1a000d42 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000d4c:	2300      	movs	r3, #0
1a000d4e:	2201      	movs	r2, #1
1a000d50:	2109      	movs	r1, #9
1a000d52:	2004      	movs	r0, #4
1a000d54:	f000 fab8 	bl	1a0012c8 <Chip_Clock_SetBaseClock>

	if (direct) {
1a000d58:	b306      	cbz	r6, 1a000d9c <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000d5a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000d5e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a000d60:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000d62:	1e5a      	subs	r2, r3, #1
1a000d64:	9209      	str	r2, [sp, #36]	; 0x24
1a000d66:	2b00      	cmp	r3, #0
1a000d68:	d1fa      	bne.n	1a000d60 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a000d6a:	9b01      	ldr	r3, [sp, #4]
1a000d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a000d70:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a000d72:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000d76:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000d7a:	9a05      	ldr	r2, [sp, #20]
1a000d7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000d80:	9a03      	ldr	r2, [sp, #12]
1a000d82:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000d86:	9a04      	ldr	r2, [sp, #16]
1a000d88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000d8c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000d90:	4a1a      	ldr	r2, [pc, #104]	; (1a000dfc <Chip_SetupCoreClock+0x14c>)
1a000d92:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a000d94:	2c00      	cmp	r4, #0
1a000d96:	d12e      	bne.n	1a000df6 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a000d98:	b00a      	add	sp, #40	; 0x28
1a000d9a:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a000d9c:	2d00      	cmp	r5, #0
1a000d9e:	d0f9      	beq.n	1a000d94 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a000da0:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000da4:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a000da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000da8:	1e5a      	subs	r2, r3, #1
1a000daa:	9209      	str	r2, [sp, #36]	; 0x24
1a000dac:	2b00      	cmp	r3, #0
1a000dae:	d1fa      	bne.n	1a000da6 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a000db0:	9b04      	ldr	r3, [sp, #16]
1a000db2:	1e5a      	subs	r2, r3, #1
1a000db4:	9204      	str	r2, [sp, #16]
1a000db6:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a000dba:	9b01      	ldr	r3, [sp, #4]
1a000dbc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a000dc0:	9905      	ldr	r1, [sp, #20]
1a000dc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a000dc6:	9903      	ldr	r1, [sp, #12]
1a000dc8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a000dcc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000dd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a000dd4:	4a09      	ldr	r2, [pc, #36]	; (1a000dfc <Chip_SetupCoreClock+0x14c>)
1a000dd6:	6453      	str	r3, [r2, #68]	; 0x44
1a000dd8:	e7dc      	b.n	1a000d94 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000dda:	480a      	ldr	r0, [pc, #40]	; (1a000e04 <Chip_SetupCoreClock+0x154>)
1a000ddc:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000de0:	78cb      	ldrb	r3, [r1, #3]
1a000de2:	788a      	ldrb	r2, [r1, #2]
1a000de4:	7849      	ldrb	r1, [r1, #1]
1a000de6:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000dea:	f000 fa6d 	bl	1a0012c8 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000dee:	3401      	adds	r4, #1
1a000df0:	2c11      	cmp	r4, #17
1a000df2:	d9f2      	bls.n	1a000dda <Chip_SetupCoreClock+0x12a>
1a000df4:	e7d0      	b.n	1a000d98 <Chip_SetupCoreClock+0xe8>
1a000df6:	2400      	movs	r4, #0
1a000df8:	e7fa      	b.n	1a000df0 <Chip_SetupCoreClock+0x140>
1a000dfa:	bf00      	nop
1a000dfc:	40050000 	.word	0x40050000
1a000e00:	068e7780 	.word	0x068e7780
1a000e04:	1a002fd0 	.word	0x1a002fd0

1a000e08 <Chip_USB_PllSetup>:
/*****************************************************************************
 * Private functions
 ****************************************************************************/

static void Chip_USB_PllSetup(void)
{
1a000e08:	b508      	push	{r3, lr}
	/* No need to setup anything if PLL is already setup for the frequency */
	if (Chip_Clock_GetClockInputHz(CLKIN_USBPLL) == usbPLLSetup.freq)
1a000e0a:	2007      	movs	r0, #7
1a000e0c:	f000 f978 	bl	1a001100 <Chip_Clock_GetClockInputHz>
1a000e10:	4b08      	ldr	r3, [pc, #32]	; (1a000e34 <Chip_USB_PllSetup+0x2c>)
1a000e12:	4298      	cmp	r0, r3
1a000e14:	d00d      	beq.n	1a000e32 <Chip_USB_PllSetup+0x2a>
		return ;

	/* Setup default USB PLL state for a 480MHz output and attach */
	Chip_Clock_SetupPLL(CLKIN_CRYSTAL, CGU_USB_PLL, &usbPLLSetup);
1a000e16:	4a08      	ldr	r2, [pc, #32]	; (1a000e38 <Chip_USB_PllSetup+0x30>)
1a000e18:	2100      	movs	r1, #0
1a000e1a:	2006      	movs	r0, #6
1a000e1c:	f000 fb1e 	bl	1a00145c <Chip_Clock_SetupPLL>

	/* enable USB PLL */
	Chip_Clock_EnablePLL(CGU_USB_PLL);
1a000e20:	2000      	movs	r0, #0
1a000e22:	f000 fb3b 	bl	1a00149c <Chip_Clock_EnablePLL>

	/* Wait for PLL lock */
	while (!(Chip_Clock_GetPLLStatus(CGU_USB_PLL) & CGU_PLL_LOCKED)) {}
1a000e26:	2000      	movs	r0, #0
1a000e28:	f000 fb42 	bl	1a0014b0 <Chip_Clock_GetPLLStatus>
1a000e2c:	f010 0f01 	tst.w	r0, #1
1a000e30:	d0f9      	beq.n	1a000e26 <Chip_USB_PllSetup+0x1e>
}
1a000e32:	bd08      	pop	{r3, pc}
1a000e34:	1c9c3800 	.word	0x1c9c3800
1a000e38:	1a003018 	.word	0x1a003018

1a000e3c <Chip_USB0_Init>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/

void Chip_USB0_Init(void)
{
1a000e3c:	b508      	push	{r3, lr}
	/* Set up USB PLL */
	Chip_USB_PllSetup();
1a000e3e:	f7ff ffe3 	bl	1a000e08 <Chip_USB_PllSetup>

	/* Setup USB0 base clock as clock out from USB PLL */
	Chip_Clock_SetBaseClock( CLK_BASE_USB0, CLKIN_USBPLL, true, true);
1a000e42:	2301      	movs	r3, #1
1a000e44:	461a      	mov	r2, r3
1a000e46:	2107      	movs	r1, #7
1a000e48:	4618      	mov	r0, r3
1a000e4a:	f000 fa3d 	bl	1a0012c8 <Chip_Clock_SetBaseClock>

	/* enable USB main clock */
	Chip_Clock_EnableBaseClock(CLK_BASE_USB0);
1a000e4e:	2001      	movs	r0, #1
1a000e50:	f000 fa66 	bl	1a001320 <Chip_Clock_EnableBaseClock>
	Chip_Clock_EnableOpts(CLK_MX_USB0, true, true, 1);
1a000e54:	2301      	movs	r3, #1
1a000e56:	461a      	mov	r2, r3
1a000e58:	4619      	mov	r1, r3
1a000e5a:	2065      	movs	r0, #101	; 0x65
1a000e5c:	f000 fa86 	bl	1a00136c <Chip_Clock_EnableOpts>
 * @note	The USB0 PLL & clock should be configured before calling this function. This function
 * should be called before the USB0 registers are accessed.
 */
STATIC INLINE void Chip_CREG_EnableUSB0Phy(void)
{
	LPC_CREG->CREG0 &= ~(1 << 5);
1a000e60:	4a02      	ldr	r2, [pc, #8]	; (1a000e6c <Chip_USB0_Init+0x30>)
1a000e62:	6853      	ldr	r3, [r2, #4]
1a000e64:	f023 0320 	bic.w	r3, r3, #32
1a000e68:	6053      	str	r3, [r2, #4]
	/* enable USB0 phy */
	Chip_CREG_EnableUSB0Phy();
}
1a000e6a:	bd08      	pop	{r3, pc}
1a000e6c:	40043000 	.word	0x40043000

1a000e70 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000e70:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000e72:	2069      	movs	r0, #105	; 0x69
1a000e74:	f000 facc 	bl	1a001410 <Chip_Clock_GetRate>
1a000e78:	4b01      	ldr	r3, [pc, #4]	; (1a000e80 <SystemCoreClockUpdate+0x10>)
1a000e7a:	6018      	str	r0, [r3, #0]
}
1a000e7c:	bd08      	pop	{r3, pc}
1a000e7e:	bf00      	nop
1a000e80:	10000170 	.word	0x10000170

1a000e84 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000e84:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a000e86:	680b      	ldr	r3, [r1, #0]
1a000e88:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000e8c:	d002      	beq.n	1a000e94 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a000e8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000e92:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a000e94:	4607      	mov	r7, r0
1a000e96:	2501      	movs	r5, #1
1a000e98:	e03a      	b.n	1a000f10 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a000e9a:	694b      	ldr	r3, [r1, #20]
1a000e9c:	fb03 f302 	mul.w	r3, r3, r2
1a000ea0:	fbb3 f3f5 	udiv	r3, r3, r5
1a000ea4:	e01c      	b.n	1a000ee0 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a000ea6:	461c      	mov	r4, r3
	if (val < 0)
1a000ea8:	ebb0 0c04 	subs.w	ip, r0, r4
1a000eac:	d427      	bmi.n	1a000efe <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a000eae:	4567      	cmp	r7, ip
1a000eb0:	d906      	bls.n	1a000ec0 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a000eb2:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a000eb4:	1c77      	adds	r7, r6, #1
1a000eb6:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a000eb8:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a000eba:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a000ebc:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a000ebe:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a000ec0:	3201      	adds	r2, #1
1a000ec2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000ec6:	dc1d      	bgt.n	1a000f04 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a000ec8:	680c      	ldr	r4, [r1, #0]
1a000eca:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000ece:	d0e4      	beq.n	1a000e9a <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000ed0:	1c73      	adds	r3, r6, #1
1a000ed2:	fa02 fc03 	lsl.w	ip, r2, r3
1a000ed6:	694b      	ldr	r3, [r1, #20]
1a000ed8:	fb03 f30c 	mul.w	r3, r3, ip
1a000edc:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000ee0:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a000f1c <pll_calc_divs+0x98>
1a000ee4:	4563      	cmp	r3, ip
1a000ee6:	d9eb      	bls.n	1a000ec0 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a000ee8:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a000f20 <pll_calc_divs+0x9c>
1a000eec:	4563      	cmp	r3, ip
1a000eee:	d809      	bhi.n	1a000f04 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a000ef0:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ef4:	d1d7      	bne.n	1a000ea6 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a000ef6:	1c74      	adds	r4, r6, #1
1a000ef8:	fa23 f404 	lsr.w	r4, r3, r4
1a000efc:	e7d4      	b.n	1a000ea8 <pll_calc_divs+0x24>
		return -val;
1a000efe:	f1cc 0c00 	rsb	ip, ip, #0
1a000f02:	e7d4      	b.n	1a000eae <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a000f04:	3601      	adds	r6, #1
1a000f06:	2e03      	cmp	r6, #3
1a000f08:	dc01      	bgt.n	1a000f0e <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a000f0a:	2201      	movs	r2, #1
1a000f0c:	e7d9      	b.n	1a000ec2 <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a000f0e:	3501      	adds	r5, #1
1a000f10:	2d04      	cmp	r5, #4
1a000f12:	dc01      	bgt.n	1a000f18 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a000f14:	2600      	movs	r6, #0
1a000f16:	e7f6      	b.n	1a000f06 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a000f18:	bcf0      	pop	{r4, r5, r6, r7}
1a000f1a:	4770      	bx	lr
1a000f1c:	094c5eff 	.word	0x094c5eff
1a000f20:	1312d000 	.word	0x1312d000

1a000f24 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000f24:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000f26:	b099      	sub	sp, #100	; 0x64
1a000f28:	4605      	mov	r5, r0
1a000f2a:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000f2c:	225c      	movs	r2, #92	; 0x5c
1a000f2e:	2100      	movs	r1, #0
1a000f30:	a801      	add	r0, sp, #4
1a000f32:	f001 fcd2 	bl	1a0028da <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a000f36:	2380      	movs	r3, #128	; 0x80
1a000f38:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a000f3a:	6963      	ldr	r3, [r4, #20]
1a000f3c:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a000f3e:	7923      	ldrb	r3, [r4, #4]
1a000f40:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a000f44:	4669      	mov	r1, sp
1a000f46:	4628      	mov	r0, r5
1a000f48:	f7ff ff9c 	bl	1a000e84 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a000f4c:	9b06      	ldr	r3, [sp, #24]
1a000f4e:	42ab      	cmp	r3, r5
1a000f50:	d027      	beq.n	1a000fa2 <pll_get_frac+0x7e>
	if (val < 0)
1a000f52:	1aeb      	subs	r3, r5, r3
1a000f54:	d42e      	bmi.n	1a000fb4 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a000f56:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a000f58:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000f5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000f5e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a000f60:	6963      	ldr	r3, [r4, #20]
1a000f62:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a000f64:	7923      	ldrb	r3, [r4, #4]
1a000f66:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a000f6a:	a910      	add	r1, sp, #64	; 0x40
1a000f6c:	4628      	mov	r0, r5
1a000f6e:	f7ff ff89 	bl	1a000e84 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a000f72:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000f74:	42ab      	cmp	r3, r5
1a000f76:	d01f      	beq.n	1a000fb8 <pll_get_frac+0x94>
	if (val < 0)
1a000f78:	1aeb      	subs	r3, r5, r3
1a000f7a:	d425      	bmi.n	1a000fc8 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a000f7c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a000f7e:	4b2b      	ldr	r3, [pc, #172]	; (1a00102c <pll_get_frac+0x108>)
1a000f80:	429d      	cmp	r5, r3
1a000f82:	d923      	bls.n	1a000fcc <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a000f84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a000f86:	1aed      	subs	r5, r5, r3
1a000f88:	d433      	bmi.n	1a000ff2 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a000f8a:	42ae      	cmp	r6, r5
1a000f8c:	dc3b      	bgt.n	1a001006 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a000f8e:	42be      	cmp	r6, r7
1a000f90:	dc31      	bgt.n	1a000ff6 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a000f92:	466d      	mov	r5, sp
1a000f94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000f96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000f98:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000f9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000fa0:	e006      	b.n	1a000fb0 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a000fa2:	466d      	mov	r5, sp
1a000fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000fa8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000fac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a000fb0:	b019      	add	sp, #100	; 0x64
1a000fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a000fb4:	425b      	negs	r3, r3
1a000fb6:	e7ce      	b.n	1a000f56 <pll_get_frac+0x32>
		*ppll = pll[2];
1a000fb8:	ad10      	add	r5, sp, #64	; 0x40
1a000fba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000fbe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000fc2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a000fc6:	e7f3      	b.n	1a000fb0 <pll_get_frac+0x8c>
		return -val;
1a000fc8:	425b      	negs	r3, r3
1a000fca:	e7d7      	b.n	1a000f7c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a000fcc:	2340      	movs	r3, #64	; 0x40
1a000fce:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a000fd0:	6963      	ldr	r3, [r4, #20]
1a000fd2:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a000fd4:	a908      	add	r1, sp, #32
1a000fd6:	4628      	mov	r0, r5
1a000fd8:	f7ff ff54 	bl	1a000e84 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a000fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000fde:	42ab      	cmp	r3, r5
1a000fe0:	d1d0      	bne.n	1a000f84 <pll_get_frac+0x60>
			*ppll = pll[1];
1a000fe2:	ad08      	add	r5, sp, #32
1a000fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000fe8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000fec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a000ff0:	e7de      	b.n	1a000fb0 <pll_get_frac+0x8c>
		return -val;
1a000ff2:	426d      	negs	r5, r5
1a000ff4:	e7c9      	b.n	1a000f8a <pll_get_frac+0x66>
			*ppll = pll[2];
1a000ff6:	ad10      	add	r5, sp, #64	; 0x40
1a000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000ffc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001000:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001004:	e7d4      	b.n	1a000fb0 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a001006:	42af      	cmp	r7, r5
1a001008:	db07      	blt.n	1a00101a <pll_get_frac+0xf6>
			*ppll = pll[1];
1a00100a:	ad08      	add	r5, sp, #32
1a00100c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00100e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001010:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001018:	e7ca      	b.n	1a000fb0 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a00101a:	ad10      	add	r5, sp, #64	; 0x40
1a00101c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00101e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001020:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001028:	e7c2      	b.n	1a000fb0 <pll_get_frac+0x8c>
1a00102a:	bf00      	nop
1a00102c:	068e7780 	.word	0x068e7780

1a001030 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001030:	b430      	push	{r4, r5}
1a001032:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a001034:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a001036:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001038:	e000      	b.n	1a00103c <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a00103a:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00103c:	281c      	cmp	r0, #28
1a00103e:	d118      	bne.n	1a001072 <Chip_Clock_FindBaseClock+0x42>
1a001040:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001044:	0051      	lsls	r1, r2, #1
1a001046:	4a0c      	ldr	r2, [pc, #48]	; (1a001078 <Chip_Clock_FindBaseClock+0x48>)
1a001048:	440a      	add	r2, r1
1a00104a:	7914      	ldrb	r4, [r2, #4]
1a00104c:	4284      	cmp	r4, r0
1a00104e:	d010      	beq.n	1a001072 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001050:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001054:	004a      	lsls	r2, r1, #1
1a001056:	4908      	ldr	r1, [pc, #32]	; (1a001078 <Chip_Clock_FindBaseClock+0x48>)
1a001058:	5a8a      	ldrh	r2, [r1, r2]
1a00105a:	42aa      	cmp	r2, r5
1a00105c:	d8ed      	bhi.n	1a00103a <Chip_Clock_FindBaseClock+0xa>
1a00105e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001062:	0051      	lsls	r1, r2, #1
1a001064:	4a04      	ldr	r2, [pc, #16]	; (1a001078 <Chip_Clock_FindBaseClock+0x48>)
1a001066:	440a      	add	r2, r1
1a001068:	8852      	ldrh	r2, [r2, #2]
1a00106a:	42aa      	cmp	r2, r5
1a00106c:	d3e5      	bcc.n	1a00103a <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00106e:	4620      	mov	r0, r4
1a001070:	e7e4      	b.n	1a00103c <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a001072:	bc30      	pop	{r4, r5}
1a001074:	4770      	bx	lr
1a001076:	bf00      	nop
1a001078:	1a003038 	.word	0x1a003038

1a00107c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00107c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00107e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001082:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001084:	4a0d      	ldr	r2, [pc, #52]	; (1a0010bc <Chip_Clock_EnableCrystal+0x40>)
1a001086:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001088:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00108c:	6992      	ldr	r2, [r2, #24]
1a00108e:	428a      	cmp	r2, r1
1a001090:	d001      	beq.n	1a001096 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001092:	4a0a      	ldr	r2, [pc, #40]	; (1a0010bc <Chip_Clock_EnableCrystal+0x40>)
1a001094:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001096:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00109a:	4a09      	ldr	r2, [pc, #36]	; (1a0010c0 <Chip_Clock_EnableCrystal+0x44>)
1a00109c:	6811      	ldr	r1, [r2, #0]
1a00109e:	4a09      	ldr	r2, [pc, #36]	; (1a0010c4 <Chip_Clock_EnableCrystal+0x48>)
1a0010a0:	4291      	cmp	r1, r2
1a0010a2:	d901      	bls.n	1a0010a8 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0010a4:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0010a8:	4a04      	ldr	r2, [pc, #16]	; (1a0010bc <Chip_Clock_EnableCrystal+0x40>)
1a0010aa:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0010ac:	9b01      	ldr	r3, [sp, #4]
1a0010ae:	1e5a      	subs	r2, r3, #1
1a0010b0:	9201      	str	r2, [sp, #4]
1a0010b2:	2b00      	cmp	r3, #0
1a0010b4:	d1fa      	bne.n	1a0010ac <Chip_Clock_EnableCrystal+0x30>
}
1a0010b6:	b002      	add	sp, #8
1a0010b8:	4770      	bx	lr
1a0010ba:	bf00      	nop
1a0010bc:	40050000 	.word	0x40050000
1a0010c0:	1a002fcc 	.word	0x1a002fcc
1a0010c4:	01312cff 	.word	0x01312cff

1a0010c8 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0010c8:	3012      	adds	r0, #18
1a0010ca:	4b05      	ldr	r3, [pc, #20]	; (1a0010e0 <Chip_Clock_GetDividerSource+0x18>)
1a0010cc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0010d0:	f010 0f01 	tst.w	r0, #1
1a0010d4:	d102      	bne.n	1a0010dc <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0010d6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0010da:	4770      	bx	lr
		return CLKINPUT_PD;
1a0010dc:	2011      	movs	r0, #17
}
1a0010de:	4770      	bx	lr
1a0010e0:	40050000 	.word	0x40050000

1a0010e4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0010e4:	f100 0212 	add.w	r2, r0, #18
1a0010e8:	4b03      	ldr	r3, [pc, #12]	; (1a0010f8 <Chip_Clock_GetDividerDivisor+0x14>)
1a0010ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0010ee:	4b03      	ldr	r3, [pc, #12]	; (1a0010fc <Chip_Clock_GetDividerDivisor+0x18>)
1a0010f0:	5c18      	ldrb	r0, [r3, r0]
}
1a0010f2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0010f6:	4770      	bx	lr
1a0010f8:	40050000 	.word	0x40050000
1a0010fc:	1a003030 	.word	0x1a003030

1a001100 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001100:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a001102:	2810      	cmp	r0, #16
1a001104:	d80a      	bhi.n	1a00111c <Chip_Clock_GetClockInputHz+0x1c>
1a001106:	e8df f000 	tbb	[pc, r0]
1a00110a:	0b44      	.short	0x0b44
1a00110c:	0921180d 	.word	0x0921180d
1a001110:	2d2a2724 	.word	0x2d2a2724
1a001114:	34300909 	.word	0x34300909
1a001118:	3c38      	.short	0x3c38
1a00111a:	40          	.byte	0x40
1a00111b:	00          	.byte	0x00
	uint32_t rate = 0;
1a00111c:	2000      	movs	r0, #0
1a00111e:	e03a      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001120:	481e      	ldr	r0, [pc, #120]	; (1a00119c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001122:	e038      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001124:	4b1e      	ldr	r3, [pc, #120]	; (1a0011a0 <Chip_Clock_GetClockInputHz+0xa0>)
1a001126:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00112a:	f003 0307 	and.w	r3, r3, #7
1a00112e:	2b04      	cmp	r3, #4
1a001130:	d001      	beq.n	1a001136 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a001132:	481c      	ldr	r0, [pc, #112]	; (1a0011a4 <Chip_Clock_GetClockInputHz+0xa4>)
1a001134:	e02f      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a001136:	2000      	movs	r0, #0
1a001138:	e02d      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00113a:	4b19      	ldr	r3, [pc, #100]	; (1a0011a0 <Chip_Clock_GetClockInputHz+0xa0>)
1a00113c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001140:	f003 0307 	and.w	r3, r3, #7
1a001144:	2b04      	cmp	r3, #4
1a001146:	d027      	beq.n	1a001198 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001148:	4816      	ldr	r0, [pc, #88]	; (1a0011a4 <Chip_Clock_GetClockInputHz+0xa4>)
1a00114a:	e024      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a00114c:	4b16      	ldr	r3, [pc, #88]	; (1a0011a8 <Chip_Clock_GetClockInputHz+0xa8>)
1a00114e:	6818      	ldr	r0, [r3, #0]
		break;
1a001150:	e021      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001152:	4b16      	ldr	r3, [pc, #88]	; (1a0011ac <Chip_Clock_GetClockInputHz+0xac>)
1a001154:	6818      	ldr	r0, [r3, #0]
		break;
1a001156:	e01e      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001158:	4b15      	ldr	r3, [pc, #84]	; (1a0011b0 <Chip_Clock_GetClockInputHz+0xb0>)
1a00115a:	6818      	ldr	r0, [r3, #0]
		break;
1a00115c:	e01b      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00115e:	4b14      	ldr	r3, [pc, #80]	; (1a0011b0 <Chip_Clock_GetClockInputHz+0xb0>)
1a001160:	6858      	ldr	r0, [r3, #4]
		break;
1a001162:	e018      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a001164:	f000 f868 	bl	1a001238 <Chip_Clock_GetMainPLLHz>
		break;
1a001168:	e015      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00116a:	2100      	movs	r1, #0
1a00116c:	f000 f89a 	bl	1a0012a4 <Chip_Clock_GetDivRate>
		break;
1a001170:	e011      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a001172:	2101      	movs	r1, #1
1a001174:	f000 f896 	bl	1a0012a4 <Chip_Clock_GetDivRate>
		break;
1a001178:	e00d      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00117a:	2102      	movs	r1, #2
1a00117c:	f000 f892 	bl	1a0012a4 <Chip_Clock_GetDivRate>
		break;
1a001180:	e009      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a001182:	2103      	movs	r1, #3
1a001184:	f000 f88e 	bl	1a0012a4 <Chip_Clock_GetDivRate>
		break;
1a001188:	e005      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00118a:	2104      	movs	r1, #4
1a00118c:	f000 f88a 	bl	1a0012a4 <Chip_Clock_GetDivRate>
		break;
1a001190:	e001      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a001192:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a001196:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a001198:	4806      	ldr	r0, [pc, #24]	; (1a0011b4 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00119a:	e7fc      	b.n	1a001196 <Chip_Clock_GetClockInputHz+0x96>
1a00119c:	00b71b00 	.word	0x00b71b00
1a0011a0:	40043000 	.word	0x40043000
1a0011a4:	017d7840 	.word	0x017d7840
1a0011a8:	1a002fa0 	.word	0x1a002fa0
1a0011ac:	1a002fcc 	.word	0x1a002fcc
1a0011b0:	10000114 	.word	0x10000114
1a0011b4:	02faf080 	.word	0x02faf080

1a0011b8 <Chip_Clock_CalcMainPLLValue>:
{
1a0011b8:	b538      	push	{r3, r4, r5, lr}
1a0011ba:	4605      	mov	r5, r0
1a0011bc:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0011be:	7908      	ldrb	r0, [r1, #4]
1a0011c0:	f7ff ff9e 	bl	1a001100 <Chip_Clock_GetClockInputHz>
1a0011c4:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0011c6:	4b19      	ldr	r3, [pc, #100]	; (1a00122c <Chip_Clock_CalcMainPLLValue+0x74>)
1a0011c8:	442b      	add	r3, r5
1a0011ca:	4a19      	ldr	r2, [pc, #100]	; (1a001230 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0011cc:	4293      	cmp	r3, r2
1a0011ce:	d821      	bhi.n	1a001214 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0011d0:	b318      	cbz	r0, 1a00121a <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0011d2:	2380      	movs	r3, #128	; 0x80
1a0011d4:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0011d6:	2300      	movs	r3, #0
1a0011d8:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0011da:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0011dc:	fbb5 f3f0 	udiv	r3, r5, r0
1a0011e0:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0011e2:	4a14      	ldr	r2, [pc, #80]	; (1a001234 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0011e4:	4295      	cmp	r5, r2
1a0011e6:	d903      	bls.n	1a0011f0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0011e8:	fb03 f000 	mul.w	r0, r3, r0
1a0011ec:	42a8      	cmp	r0, r5
1a0011ee:	d007      	beq.n	1a001200 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0011f0:	4621      	mov	r1, r4
1a0011f2:	4628      	mov	r0, r5
1a0011f4:	f7ff fe96 	bl	1a000f24 <pll_get_frac>
		if (!ppll->nsel) {
1a0011f8:	68a3      	ldr	r3, [r4, #8]
1a0011fa:	b18b      	cbz	r3, 1a001220 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0011fc:	3b01      	subs	r3, #1
1a0011fe:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a001200:	6923      	ldr	r3, [r4, #16]
1a001202:	b183      	cbz	r3, 1a001226 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a001204:	68e2      	ldr	r2, [r4, #12]
1a001206:	b10a      	cbz	r2, 1a00120c <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a001208:	3a01      	subs	r2, #1
1a00120a:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a00120c:	3b01      	subs	r3, #1
1a00120e:	6123      	str	r3, [r4, #16]
	return 0;
1a001210:	2000      	movs	r0, #0
}
1a001212:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a001214:	f04f 30ff 	mov.w	r0, #4294967295
1a001218:	e7fb      	b.n	1a001212 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00121a:	f04f 30ff 	mov.w	r0, #4294967295
1a00121e:	e7f8      	b.n	1a001212 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a001220:	f04f 30ff 	mov.w	r0, #4294967295
1a001224:	e7f5      	b.n	1a001212 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a001226:	f04f 30ff 	mov.w	r0, #4294967295
1a00122a:	e7f2      	b.n	1a001212 <Chip_Clock_CalcMainPLLValue+0x5a>
1a00122c:	ff6b3a10 	.word	0xff6b3a10
1a001230:	0b940510 	.word	0x0b940510
1a001234:	094c5eff 	.word	0x094c5eff

1a001238 <Chip_Clock_GetMainPLLHz>:
{
1a001238:	b530      	push	{r4, r5, lr}
1a00123a:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a00123c:	4d17      	ldr	r5, [pc, #92]	; (1a00129c <Chip_Clock_GetMainPLLHz+0x64>)
1a00123e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001240:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a001244:	f7ff ff5c 	bl	1a001100 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a001248:	4b15      	ldr	r3, [pc, #84]	; (1a0012a0 <Chip_Clock_GetMainPLLHz+0x68>)
1a00124a:	681b      	ldr	r3, [r3, #0]
1a00124c:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00124e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001250:	f013 0f01 	tst.w	r3, #1
1a001254:	d020      	beq.n	1a001298 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a001256:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00125a:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00125e:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a001262:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a001266:	3301      	adds	r3, #1
	n = nsel + 1;
1a001268:	3201      	adds	r2, #1
	p = ptab[psel];
1a00126a:	f10d 0c08 	add.w	ip, sp, #8
1a00126e:	4461      	add	r1, ip
1a001270:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a001274:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001278:	d108      	bne.n	1a00128c <Chip_Clock_GetMainPLLHz+0x54>
1a00127a:	b93d      	cbnz	r5, 1a00128c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a00127c:	0049      	lsls	r1, r1, #1
1a00127e:	fbb3 f3f1 	udiv	r3, r3, r1
1a001282:	fbb0 f0f2 	udiv	r0, r0, r2
1a001286:	fb00 f003 	mul.w	r0, r0, r3
1a00128a:	e003      	b.n	1a001294 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a00128c:	fbb0 f0f2 	udiv	r0, r0, r2
1a001290:	fb03 f000 	mul.w	r0, r3, r0
}
1a001294:	b003      	add	sp, #12
1a001296:	bd30      	pop	{r4, r5, pc}
		return 0;
1a001298:	2000      	movs	r0, #0
1a00129a:	e7fb      	b.n	1a001294 <Chip_Clock_GetMainPLLHz+0x5c>
1a00129c:	40050000 	.word	0x40050000
1a0012a0:	1a00302c 	.word	0x1a00302c

1a0012a4 <Chip_Clock_GetDivRate>:
{
1a0012a4:	b538      	push	{r3, r4, r5, lr}
1a0012a6:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a0012a8:	4608      	mov	r0, r1
1a0012aa:	f7ff ff0d 	bl	1a0010c8 <Chip_Clock_GetDividerSource>
1a0012ae:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a0012b0:	4620      	mov	r0, r4
1a0012b2:	f7ff ff17 	bl	1a0010e4 <Chip_Clock_GetDividerDivisor>
1a0012b6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0012b8:	4628      	mov	r0, r5
1a0012ba:	f7ff ff21 	bl	1a001100 <Chip_Clock_GetClockInputHz>
1a0012be:	3401      	adds	r4, #1
}
1a0012c0:	fbb0 f0f4 	udiv	r0, r0, r4
1a0012c4:	bd38      	pop	{r3, r4, r5, pc}
1a0012c6:	Address 0x1a0012c6 is out of bounds.


1a0012c8 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0012c8:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0012ca:	f100 0416 	add.w	r4, r0, #22
1a0012ce:	00a4      	lsls	r4, r4, #2
1a0012d0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0012d4:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0012d8:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a0012da:	281b      	cmp	r0, #27
1a0012dc:	d813      	bhi.n	1a001306 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a0012de:	2911      	cmp	r1, #17
1a0012e0:	d01a      	beq.n	1a001318 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0012e2:	4d0e      	ldr	r5, [pc, #56]	; (1a00131c <Chip_Clock_SetBaseClock+0x54>)
1a0012e4:	4025      	ands	r5, r4

			if (autoblocken) {
1a0012e6:	b10a      	cbz	r2, 1a0012ec <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0012e8:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0012ec:	b10b      	cbz	r3, 1a0012f2 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0012ee:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0012f2:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0012f6:	3016      	adds	r0, #22
1a0012f8:	0080      	lsls	r0, r0, #2
1a0012fa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0012fe:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001302:	6045      	str	r5, [r0, #4]
1a001304:	e008      	b.n	1a001318 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a001306:	f044 0401 	orr.w	r4, r4, #1
1a00130a:	3016      	adds	r0, #22
1a00130c:	0080      	lsls	r0, r0, #2
1a00130e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001312:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001316:	6044      	str	r4, [r0, #4]
	}
}
1a001318:	bc30      	pop	{r4, r5}
1a00131a:	4770      	bx	lr
1a00131c:	e0fff7fe 	.word	0xe0fff7fe

1a001320 <Chip_Clock_EnableBaseClock>:
}

/*Enables a base clock source */
void Chip_Clock_EnableBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	if (BaseClock < CLK_BASE_NONE) {
1a001320:	281b      	cmp	r0, #27
1a001322:	d809      	bhi.n	1a001338 <Chip_Clock_EnableBaseClock+0x18>
		LPC_CGU->BASE_CLK[BaseClock] &= ~1;
1a001324:	3016      	adds	r0, #22
1a001326:	0080      	lsls	r0, r0, #2
1a001328:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00132c:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a001330:	6843      	ldr	r3, [r0, #4]
1a001332:	f023 0301 	bic.w	r3, r3, #1
1a001336:	6043      	str	r3, [r0, #4]
	}
}
1a001338:	4770      	bx	lr

1a00133a <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a00133a:	281b      	cmp	r0, #27
1a00133c:	d80c      	bhi.n	1a001358 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a00133e:	3016      	adds	r0, #22
1a001340:	0080      	lsls	r0, r0, #2
1a001342:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001346:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00134a:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a00134c:	f010 0f01 	tst.w	r0, #1
1a001350:	d104      	bne.n	1a00135c <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001352:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001356:	4770      	bx	lr
		return CLKINPUT_PD;
1a001358:	2011      	movs	r0, #17
1a00135a:	4770      	bx	lr
		return CLKINPUT_PD;
1a00135c:	2011      	movs	r0, #17
}
1a00135e:	4770      	bx	lr

1a001360 <Chip_Clock_GetBaseClocktHz>:
{
1a001360:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001362:	f7ff ffea 	bl	1a00133a <Chip_Clock_GetBaseClock>
1a001366:	f7ff fecb 	bl	1a001100 <Chip_Clock_GetClockInputHz>
}
1a00136a:	bd08      	pop	{r3, pc}

1a00136c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a00136c:	b971      	cbnz	r1, 1a00138c <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a00136e:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a001370:	b10a      	cbz	r2, 1a001376 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a001372:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a001376:	2b02      	cmp	r3, #2
1a001378:	d00a      	beq.n	1a001390 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00137a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00137e:	d30a      	bcc.n	1a001396 <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001380:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001384:	4b06      	ldr	r3, [pc, #24]	; (1a0013a0 <Chip_Clock_EnableOpts+0x34>)
1a001386:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00138a:	4770      	bx	lr
		reg |= (1 << 1);
1a00138c:	2103      	movs	r1, #3
1a00138e:	e7ef      	b.n	1a001370 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a001390:	f041 0120 	orr.w	r1, r1, #32
1a001394:	e7f1      	b.n	1a00137a <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001396:	3020      	adds	r0, #32
1a001398:	4b02      	ldr	r3, [pc, #8]	; (1a0013a4 <Chip_Clock_EnableOpts+0x38>)
1a00139a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a00139e:	4770      	bx	lr
1a0013a0:	40052000 	.word	0x40052000
1a0013a4:	40051000 	.word	0x40051000

1a0013a8 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a0013a8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013ac:	d309      	bcc.n	1a0013c2 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a0013ae:	4a09      	ldr	r2, [pc, #36]	; (1a0013d4 <Chip_Clock_Enable+0x2c>)
1a0013b0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013b4:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013b8:	f043 0301 	orr.w	r3, r3, #1
1a0013bc:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0013c0:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a0013c2:	4a05      	ldr	r2, [pc, #20]	; (1a0013d8 <Chip_Clock_Enable+0x30>)
1a0013c4:	3020      	adds	r0, #32
1a0013c6:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013ca:	f043 0301 	orr.w	r3, r3, #1
1a0013ce:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a0013d2:	4770      	bx	lr
1a0013d4:	40052000 	.word	0x40052000
1a0013d8:	40051000 	.word	0x40051000

1a0013dc <Chip_Clock_Disable>:

/* Disables a peripheral clock */
void Chip_Clock_Disable(CHIP_CCU_CLK_T clk)
{
	/* Stop peripheral clock */
	if (clk >= CLK_CCU2_START) {
1a0013dc:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a0013e0:	d309      	bcc.n	1a0013f6 <Chip_Clock_Disable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG &= ~1;
1a0013e2:	4a09      	ldr	r2, [pc, #36]	; (1a001408 <Chip_Clock_Disable+0x2c>)
1a0013e4:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a0013e8:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013ec:	f023 0301 	bic.w	r3, r3, #1
1a0013f0:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a0013f4:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG &= ~1;
1a0013f6:	4a05      	ldr	r2, [pc, #20]	; (1a00140c <Chip_Clock_Disable+0x30>)
1a0013f8:	3020      	adds	r0, #32
1a0013fa:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a0013fe:	f023 0301 	bic.w	r3, r3, #1
1a001402:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a001406:	4770      	bx	lr
1a001408:	40052000 	.word	0x40052000
1a00140c:	40051000 	.word	0x40051000

1a001410 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001410:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a001412:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a001416:	d309      	bcc.n	1a00142c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001418:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00141c:	4a0d      	ldr	r2, [pc, #52]	; (1a001454 <Chip_Clock_GetRate+0x44>)
1a00141e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a001422:	f014 0f01 	tst.w	r4, #1
1a001426:	d107      	bne.n	1a001438 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a001428:	2000      	movs	r0, #0
	}

	return rate;
}
1a00142a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00142c:	f100 0320 	add.w	r3, r0, #32
1a001430:	4a09      	ldr	r2, [pc, #36]	; (1a001458 <Chip_Clock_GetRate+0x48>)
1a001432:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a001436:	e7f4      	b.n	1a001422 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a001438:	f7ff fdfa 	bl	1a001030 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00143c:	f7ff ff90 	bl	1a001360 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a001440:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a001444:	d103      	bne.n	1a00144e <Chip_Clock_GetRate+0x3e>
			div = 1;
1a001446:	2301      	movs	r3, #1
		rate = rate / div;
1a001448:	fbb0 f0f3 	udiv	r0, r0, r3
1a00144c:	e7ed      	b.n	1a00142a <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a00144e:	2302      	movs	r3, #2
1a001450:	e7fa      	b.n	1a001448 <Chip_Clock_GetRate+0x38>
1a001452:	bf00      	nop
1a001454:	40052000 	.word	0x40052000
1a001458:	40051000 	.word	0x40051000

1a00145c <Chip_Clock_SetupPLL>:
}

/* Sets up the audio or USB PLL */
void Chip_Clock_SetupPLL(CHIP_CGU_CLKIN_T Input, CHIP_CGU_USB_AUDIO_PLL_T pllnum,
						 const CGU_USBAUDIO_PLL_SETUP_T *pPLLSetup)
{
1a00145c:	b410      	push	{r4}
	uint32_t reg = pPLLSetup->ctrl | (Input << 24);
1a00145e:	6813      	ldr	r3, [r2, #0]
1a001460:	ea43 6000 	orr.w	r0, r3, r0, lsl #24

	/* Setup from passed values */
	LPC_CGU->PLL[pllnum].PLL_CTRL = reg;
1a001464:	4b0b      	ldr	r3, [pc, #44]	; (1a001494 <Chip_Clock_SetupPLL+0x38>)
1a001466:	eb03 1401 	add.w	r4, r3, r1, lsl #4
1a00146a:	6220      	str	r0, [r4, #32]
	LPC_CGU->PLL[pllnum].PLL_MDIV = pPLLSetup->mdiv;
1a00146c:	6850      	ldr	r0, [r2, #4]
1a00146e:	1c8c      	adds	r4, r1, #2
1a001470:	eb03 1304 	add.w	r3, r3, r4, lsl #4
1a001474:	6058      	str	r0, [r3, #4]
	LPC_CGU->PLL[pllnum].PLL_NP_DIV = pPLLSetup->ndiv;
1a001476:	6890      	ldr	r0, [r2, #8]
1a001478:	6098      	str	r0, [r3, #8]

	/* Fractional divider is for audio PLL only */
	if (pllnum == CGU_AUDIO_PLL) {
1a00147a:	2901      	cmp	r1, #1
1a00147c:	d006      	beq.n	1a00148c <Chip_Clock_SetupPLL+0x30>
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
	}
	audio_usb_pll_freq[pllnum] = pPLLSetup->freq;
1a00147e:	6912      	ldr	r2, [r2, #16]
1a001480:	4b05      	ldr	r3, [pc, #20]	; (1a001498 <Chip_Clock_SetupPLL+0x3c>)
1a001482:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
1a001486:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00148a:	4770      	bx	lr
		LPC_CGU->PLL0AUDIO_FRAC = pPLLSetup->fract;
1a00148c:	68d0      	ldr	r0, [r2, #12]
1a00148e:	4b01      	ldr	r3, [pc, #4]	; (1a001494 <Chip_Clock_SetupPLL+0x38>)
1a001490:	63d8      	str	r0, [r3, #60]	; 0x3c
1a001492:	e7f4      	b.n	1a00147e <Chip_Clock_SetupPLL+0x22>
1a001494:	40050000 	.word	0x40050000
1a001498:	10000114 	.word	0x10000114

1a00149c <Chip_Clock_EnablePLL>:

/* Enables the audio or USB PLL */
void Chip_Clock_EnablePLL(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	LPC_CGU->PLL[pllnum].PLL_CTRL &= ~1;
1a00149c:	0100      	lsls	r0, r0, #4
1a00149e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0014a2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0014a6:	6a03      	ldr	r3, [r0, #32]
1a0014a8:	f023 0301 	bic.w	r3, r3, #1
1a0014ac:	6203      	str	r3, [r0, #32]
}
1a0014ae:	4770      	bx	lr

1a0014b0 <Chip_Clock_GetPLLStatus>:
}

/* Returns the PLL status */
uint32_t Chip_Clock_GetPLLStatus(CHIP_CGU_USB_AUDIO_PLL_T pllnum)
{
	return LPC_CGU->PLL[pllnum].PLL_STAT;
1a0014b0:	0100      	lsls	r0, r0, #4
1a0014b2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0014b6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0014ba:	69c0      	ldr	r0, [r0, #28]
}
1a0014bc:	4770      	bx	lr
1a0014be:	Address 0x1a0014be is out of bounds.


1a0014c0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0014c0:	4b09      	ldr	r3, [pc, #36]	; (1a0014e8 <Chip_UART_GetIndex+0x28>)
1a0014c2:	4298      	cmp	r0, r3
1a0014c4:	d009      	beq.n	1a0014da <Chip_UART_GetIndex+0x1a>
1a0014c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0014ca:	4298      	cmp	r0, r3
1a0014cc:	d007      	beq.n	1a0014de <Chip_UART_GetIndex+0x1e>
1a0014ce:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0014d2:	4298      	cmp	r0, r3
1a0014d4:	d005      	beq.n	1a0014e2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0014d6:	2000      	movs	r0, #0
1a0014d8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0014da:	2002      	movs	r0, #2
1a0014dc:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0014de:	2003      	movs	r0, #3
1a0014e0:	4770      	bx	lr
			return 1;
1a0014e2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0014e4:	4770      	bx	lr
1a0014e6:	bf00      	nop
1a0014e8:	400c1000 	.word	0x400c1000

1a0014ec <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0014ec:	b530      	push	{r4, r5, lr}
1a0014ee:	b083      	sub	sp, #12
1a0014f0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0014f2:	f7ff ffe5 	bl	1a0014c0 <Chip_UART_GetIndex>
1a0014f6:	2301      	movs	r3, #1
1a0014f8:	461a      	mov	r2, r3
1a0014fa:	4619      	mov	r1, r3
1a0014fc:	4d0e      	ldr	r5, [pc, #56]	; (1a001538 <Chip_UART_Init+0x4c>)
1a0014fe:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a001502:	f7ff ff33 	bl	1a00136c <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a001506:	2307      	movs	r3, #7
1a001508:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00150a:	2300      	movs	r3, #0
1a00150c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00150e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a001510:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a001512:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a001514:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a001516:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a001518:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00151a:	4b08      	ldr	r3, [pc, #32]	; (1a00153c <Chip_UART_Init+0x50>)
1a00151c:	429c      	cmp	r4, r3
1a00151e:	d006      	beq.n	1a00152e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a001520:	2303      	movs	r3, #3
1a001522:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a001524:	2310      	movs	r3, #16
1a001526:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a001528:	9b01      	ldr	r3, [sp, #4]
}
1a00152a:	b003      	add	sp, #12
1a00152c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00152e:	2300      	movs	r3, #0
1a001530:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a001532:	69a3      	ldr	r3, [r4, #24]
1a001534:	9301      	str	r3, [sp, #4]
1a001536:	e7f3      	b.n	1a001520 <Chip_UART_Init+0x34>
1a001538:	1a0030ac 	.word	0x1a0030ac
1a00153c:	40082000 	.word	0x40082000

1a001540 <Chip_UART_Send>:
}

/* Transmit a byte array through the UART peripheral (non-blocking) */
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)
{
	int sent = 0;
1a001540:	2300      	movs	r3, #0
	uint8_t *p8 = (uint8_t *) data;

	/* Send until the transmit FIFO is full or out of bytes */
	while ((sent < numBytes) &&
1a001542:	4293      	cmp	r3, r2
1a001544:	da0e      	bge.n	1a001564 <Chip_UART_Send+0x24>
{
1a001546:	b410      	push	{r4}
	return pUART->LSR;
1a001548:	6944      	ldr	r4, [r0, #20]
	while ((sent < numBytes) &&
1a00154a:	f014 0f20 	tst.w	r4, #32
1a00154e:	d005      	beq.n	1a00155c <Chip_UART_Send+0x1c>
		   ((Chip_UART_ReadLineStatus(pUART) & UART_LSR_THRE) != 0)) {
		Chip_UART_SendByte(pUART, *p8);
1a001550:	f811 4b01 	ldrb.w	r4, [r1], #1
	pUART->THR = (uint32_t) data;
1a001554:	6004      	str	r4, [r0, #0]
		p8++;
		sent++;
1a001556:	3301      	adds	r3, #1
	while ((sent < numBytes) &&
1a001558:	4293      	cmp	r3, r2
1a00155a:	dbf5      	blt.n	1a001548 <Chip_UART_Send+0x8>
	}

	return sent;
}
1a00155c:	4618      	mov	r0, r3
1a00155e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001562:	4770      	bx	lr
1a001564:	4618      	mov	r0, r3
1a001566:	4770      	bx	lr

1a001568 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001568:	b538      	push	{r3, r4, r5, lr}
1a00156a:	4605      	mov	r5, r0
1a00156c:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00156e:	f7ff ffa7 	bl	1a0014c0 <Chip_UART_GetIndex>
1a001572:	4b0c      	ldr	r3, [pc, #48]	; (1a0015a4 <Chip_UART_SetBaud+0x3c>)
1a001574:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001578:	f7ff ff4a 	bl	1a001410 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a00157c:	0123      	lsls	r3, r4, #4
1a00157e:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a001582:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001584:	68ea      	ldr	r2, [r5, #12]
1a001586:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00158a:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a00158c:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a00158e:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a001592:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001594:	68ea      	ldr	r2, [r5, #12]
1a001596:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00159a:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a00159c:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a0015a0:	0900      	lsrs	r0, r0, #4
1a0015a2:	bd38      	pop	{r3, r4, r5, pc}
1a0015a4:	1a0030a4 	.word	0x1a0030a4

1a0015a8 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0015a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0015ac:	b083      	sub	sp, #12
1a0015ae:	9001      	str	r0, [sp, #4]
1a0015b0:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0015b2:	f7ff ff85 	bl	1a0014c0 <Chip_UART_GetIndex>
1a0015b6:	4b32      	ldr	r3, [pc, #200]	; (1a001680 <Chip_UART_SetBaudFDR+0xd8>)
1a0015b8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0015bc:	f7ff ff28 	bl	1a001410 <Chip_Clock_GetRate>
1a0015c0:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0015c2:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0015c6:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0015c8:	f04f 0b00 	mov.w	fp, #0
1a0015cc:	46a2      	mov	sl, r4
1a0015ce:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0015d0:	e02a      	b.n	1a001628 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0015d2:	4242      	negs	r2, r0
				div ++;
1a0015d4:	1c4b      	adds	r3, r1, #1
1a0015d6:	e017      	b.n	1a001608 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0015d8:	b30a      	cbz	r2, 1a00161e <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0015da:	4617      	mov	r7, r2
			sd = d;
1a0015dc:	46ab      	mov	fp, r5
			sm = m;
1a0015de:	46a2      	mov	sl, r4
			sdiv = div;
1a0015e0:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0015e2:	3501      	adds	r5, #1
1a0015e4:	42ac      	cmp	r4, r5
1a0015e6:	d91e      	bls.n	1a001626 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0015e8:	0933      	lsrs	r3, r6, #4
1a0015ea:	0730      	lsls	r0, r6, #28
1a0015ec:	fba4 0100 	umull	r0, r1, r4, r0
1a0015f0:	fb04 1103 	mla	r1, r4, r3, r1
1a0015f4:	1962      	adds	r2, r4, r5
1a0015f6:	fb08 f202 	mul.w	r2, r8, r2
1a0015fa:	2300      	movs	r3, #0
1a0015fc:	f000 fe0e 	bl	1a00221c <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a001600:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a001602:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a001604:	2800      	cmp	r0, #0
1a001606:	dbe4      	blt.n	1a0015d2 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a001608:	4297      	cmp	r7, r2
1a00160a:	d3ea      	bcc.n	1a0015e2 <Chip_UART_SetBaudFDR+0x3a>
1a00160c:	2b00      	cmp	r3, #0
1a00160e:	d0e8      	beq.n	1a0015e2 <Chip_UART_SetBaudFDR+0x3a>
1a001610:	0c19      	lsrs	r1, r3, #16
1a001612:	d1e6      	bne.n	1a0015e2 <Chip_UART_SetBaudFDR+0x3a>
1a001614:	2b02      	cmp	r3, #2
1a001616:	d8df      	bhi.n	1a0015d8 <Chip_UART_SetBaudFDR+0x30>
1a001618:	2d00      	cmp	r5, #0
1a00161a:	d0dd      	beq.n	1a0015d8 <Chip_UART_SetBaudFDR+0x30>
1a00161c:	e7e1      	b.n	1a0015e2 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00161e:	4617      	mov	r7, r2
			sd = d;
1a001620:	46ab      	mov	fp, r5
			sm = m;
1a001622:	46a2      	mov	sl, r4
			sdiv = div;
1a001624:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a001626:	3401      	adds	r4, #1
1a001628:	b11f      	cbz	r7, 1a001632 <Chip_UART_SetBaudFDR+0x8a>
1a00162a:	2c0f      	cmp	r4, #15
1a00162c:	d801      	bhi.n	1a001632 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00162e:	2500      	movs	r5, #0
1a001630:	e7d8      	b.n	1a0015e4 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a001632:	f1b9 0f00 	cmp.w	r9, #0
1a001636:	d01e      	beq.n	1a001676 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a001638:	9a01      	ldr	r2, [sp, #4]
1a00163a:	4611      	mov	r1, r2
1a00163c:	68d3      	ldr	r3, [r2, #12]
1a00163e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001642:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a001644:	fa5f f389 	uxtb.w	r3, r9
1a001648:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a00164a:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00164e:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001650:	68d3      	ldr	r3, [r2, #12]
1a001652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001656:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001658:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00165c:	b2db      	uxtb	r3, r3
1a00165e:	f00b 020f 	and.w	r2, fp, #15
1a001662:	4313      	orrs	r3, r2
1a001664:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001666:	0933      	lsrs	r3, r6, #4
1a001668:	fb0a f303 	mul.w	r3, sl, r3
1a00166c:	44da      	add	sl, fp
1a00166e:	fb09 f90a 	mul.w	r9, r9, sl
1a001672:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001676:	4648      	mov	r0, r9
1a001678:	b003      	add	sp, #12
1a00167a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00167e:	bf00      	nop
1a001680:	1a0030a4 	.word	0x1a0030a4

1a001684 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a001684:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a001686:	4a0b      	ldr	r2, [pc, #44]	; (1a0016b4 <SystemInit+0x30>)
1a001688:	4b0b      	ldr	r3, [pc, #44]	; (1a0016b8 <SystemInit+0x34>)
1a00168a:	609a      	str	r2, [r3, #8]
  mvfr0 = FPU->MVFR0;
1a00168c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001690:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a001692:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001696:	2b20      	cmp	r3, #32
1a001698:	d004      	beq.n	1a0016a4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a00169a:	f7ff f88b 	bl	1a0007b4 <Board_SystemInit>
   Board_Init();
1a00169e:	f7ff f961 	bl	1a000964 <Board_Init>
}
1a0016a2:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a0016a4:	4a04      	ldr	r2, [pc, #16]	; (1a0016b8 <SystemInit+0x34>)
1a0016a6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0016aa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0016ae:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0016b2:	e7f2      	b.n	1a00169a <SystemInit+0x16>
1a0016b4:	1a000000 	.word	0x1a000000
1a0016b8:	e000ed00 	.word	0xe000ed00

1a0016bc <sleepUntilNextInterrupt>:
 */
void sleepUntilNextInterrupt( void )
{

   /* Instert an assembly instruction wfi (wait for interrupt) */
   __asm volatile( "wfi" );
1a0016bc:	bf30      	wfi

}
1a0016be:	4770      	bx	lr

1a0016c0 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a0016c0:	4b04      	ldr	r3, [pc, #16]	; (1a0016d4 <cyclesCounterInit+0x14>)
1a0016c2:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a0016c4:	4a04      	ldr	r2, [pc, #16]	; (1a0016d8 <cyclesCounterInit+0x18>)
1a0016c6:	6813      	ldr	r3, [r2, #0]
1a0016c8:	f043 0301 	orr.w	r3, r3, #1
1a0016cc:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a0016ce:	2001      	movs	r0, #1
1a0016d0:	4770      	bx	lr
1a0016d2:	bf00      	nop
1a0016d4:	10000084 	.word	0x10000084
1a0016d8:	e0001000 	.word	0xe0001000

1a0016dc <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0016dc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0016de:	4d0b      	ldr	r5, [pc, #44]	; (1a00170c <gpioObtainPinInit+0x30>)
1a0016e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0016e4:	182c      	adds	r4, r5, r0
1a0016e6:	5628      	ldrsb	r0, [r5, r0]
1a0016e8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0016ea:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0016ee:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0016f0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0016f4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0016f6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0016fa:	9b02      	ldr	r3, [sp, #8]
1a0016fc:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0016fe:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001702:	9b03      	ldr	r3, [sp, #12]
1a001704:	701a      	strb	r2, [r3, #0]
}
1a001706:	bc30      	pop	{r4, r5}
1a001708:	4770      	bx	lr
1a00170a:	bf00      	nop
1a00170c:	1a0030b4 	.word	0x1a0030b4

1a001710 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a001710:	f110 0f02 	cmn.w	r0, #2
1a001714:	f000 80c7 	beq.w	1a0018a6 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a001718:	f1b0 3fff 	cmp.w	r0, #4294967295
1a00171c:	f000 80c5 	beq.w	1a0018aa <gpioInit+0x19a>
{
1a001720:	b570      	push	{r4, r5, r6, lr}
1a001722:	b084      	sub	sp, #16
1a001724:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001726:	2300      	movs	r3, #0
1a001728:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00172c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001730:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001734:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001738:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00173c:	f10d 030b 	add.w	r3, sp, #11
1a001740:	9301      	str	r3, [sp, #4]
1a001742:	ab03      	add	r3, sp, #12
1a001744:	9300      	str	r3, [sp, #0]
1a001746:	f10d 030d 	add.w	r3, sp, #13
1a00174a:	f10d 020e 	add.w	r2, sp, #14
1a00174e:	f10d 010f 	add.w	r1, sp, #15
1a001752:	f7ff ffc3 	bl	1a0016dc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a001756:	2c05      	cmp	r4, #5
1a001758:	f200 80a9 	bhi.w	1a0018ae <gpioInit+0x19e>
1a00175c:	e8df f004 	tbb	[pc, r4]
1a001760:	45278109 	.word	0x45278109
1a001764:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a001766:	4853      	ldr	r0, [pc, #332]	; (1a0018b4 <gpioInit+0x1a4>)
1a001768:	f7ff f9ba 	bl	1a000ae0 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a00176c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00176e:	b004      	add	sp, #16
1a001770:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a001772:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001776:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00177a:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00177e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001782:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001786:	494c      	ldr	r1, [pc, #304]	; (1a0018b8 <gpioInit+0x1a8>)
1a001788:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00178c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001790:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001794:	2001      	movs	r0, #1
1a001796:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00179a:	4c46      	ldr	r4, [pc, #280]	; (1a0018b4 <gpioInit+0x1a4>)
1a00179c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0017a0:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0017a4:	ea22 0201 	bic.w	r2, r2, r1
1a0017a8:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0017ac:	e7df      	b.n	1a00176e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0017ae:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0017b2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0017b6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0017ba:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0017be:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0017c2:	493d      	ldr	r1, [pc, #244]	; (1a0018b8 <gpioInit+0x1a8>)
1a0017c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0017c8:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0017cc:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0017d0:	2001      	movs	r0, #1
1a0017d2:	fa00 f102 	lsl.w	r1, r0, r2
1a0017d6:	4c37      	ldr	r4, [pc, #220]	; (1a0018b4 <gpioInit+0x1a4>)
1a0017d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0017dc:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0017e0:	ea22 0201 	bic.w	r2, r2, r1
1a0017e4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0017e8:	e7c1      	b.n	1a00176e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0017ea:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0017ee:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0017f2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0017f6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0017fa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0017fe:	492e      	ldr	r1, [pc, #184]	; (1a0018b8 <gpioInit+0x1a8>)
1a001800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001804:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001808:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00180c:	2001      	movs	r0, #1
1a00180e:	fa00 f102 	lsl.w	r1, r0, r2
1a001812:	4c28      	ldr	r4, [pc, #160]	; (1a0018b4 <gpioInit+0x1a4>)
1a001814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001818:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a00181c:	ea22 0201 	bic.w	r2, r2, r1
1a001820:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001824:	e7a3      	b.n	1a00176e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001826:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00182a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00182e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001832:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001836:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00183a:	491f      	ldr	r1, [pc, #124]	; (1a0018b8 <gpioInit+0x1a8>)
1a00183c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001840:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001844:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001848:	2001      	movs	r0, #1
1a00184a:	fa00 f102 	lsl.w	r1, r0, r2
1a00184e:	4c19      	ldr	r4, [pc, #100]	; (1a0018b4 <gpioInit+0x1a4>)
1a001850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001854:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001858:	ea22 0201 	bic.w	r2, r2, r1
1a00185c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001860:	e785      	b.n	1a00176e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a001862:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001866:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00186a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00186e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001872:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001876:	4910      	ldr	r1, [pc, #64]	; (1a0018b8 <gpioInit+0x1a8>)
1a001878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00187c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a001880:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001884:	2001      	movs	r0, #1
1a001886:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00188a:	4b0a      	ldr	r3, [pc, #40]	; (1a0018b4 <gpioInit+0x1a4>)
1a00188c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001890:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001894:	4331      	orrs	r1, r6
1a001896:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00189a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00189c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0018a0:	2100      	movs	r1, #0
1a0018a2:	5499      	strb	r1, [r3, r2]
1a0018a4:	e763      	b.n	1a00176e <gpioInit+0x5e>
	  return FALSE;
1a0018a6:	2000      	movs	r0, #0
1a0018a8:	4770      	bx	lr
	  return FALSE;
1a0018aa:	2000      	movs	r0, #0
}
1a0018ac:	4770      	bx	lr
      ret_val = 0;
1a0018ae:	2000      	movs	r0, #0
1a0018b0:	e75d      	b.n	1a00176e <gpioInit+0x5e>
1a0018b2:	bf00      	nop
1a0018b4:	400f4000 	.word	0x400f4000
1a0018b8:	40086000 	.word	0x40086000

1a0018bc <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a0018bc:	f110 0f02 	cmn.w	r0, #2
1a0018c0:	d02d      	beq.n	1a00191e <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a0018c2:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0018c6:	d02c      	beq.n	1a001922 <gpioWrite+0x66>
{
1a0018c8:	b510      	push	{r4, lr}
1a0018ca:	b084      	sub	sp, #16
1a0018cc:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0018ce:	2300      	movs	r3, #0
1a0018d0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0018d4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0018d8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0018dc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0018e0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0018e4:	f10d 030b 	add.w	r3, sp, #11
1a0018e8:	9301      	str	r3, [sp, #4]
1a0018ea:	ab03      	add	r3, sp, #12
1a0018ec:	9300      	str	r3, [sp, #0]
1a0018ee:	f10d 030d 	add.w	r3, sp, #13
1a0018f2:	f10d 020e 	add.w	r2, sp, #14
1a0018f6:	f10d 010f 	add.w	r1, sp, #15
1a0018fa:	f7ff feef 	bl	1a0016dc <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0018fe:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001902:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001906:	1c21      	adds	r1, r4, #0
1a001908:	bf18      	it	ne
1a00190a:	2101      	movne	r1, #1
1a00190c:	015b      	lsls	r3, r3, #5
1a00190e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001912:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001916:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a001918:	2001      	movs	r0, #1
}
1a00191a:	b004      	add	sp, #16
1a00191c:	bd10      	pop	{r4, pc}
	  return FALSE;
1a00191e:	2000      	movs	r0, #0
1a001920:	4770      	bx	lr
	  return FALSE;
1a001922:	2000      	movs	r0, #0
}
1a001924:	4770      	bx	lr
1a001926:	Address 0x1a001926 is out of bounds.


1a001928 <adcInit>:
 * @brief:  enable/disable the ADC and DAC peripheral
 * @param:  ADC_ENABLE, ADC_DISABLE
 * @return: none
*/
void adcInit( adcInit_t config )
{
1a001928:	b530      	push	{r4, r5, lr}
1a00192a:	b083      	sub	sp, #12
   T_FIL3  ---- 7   ADC0_0 (ANALOG_SEL)
   T_COL1  ---- 132 ADC0_4 (ANALOG_SEL)
   ENET_MDC --- 140 ADC1_6 (ANALOG_SEL)
   */
   
   switch(config) {
1a00192c:	b118      	cbz	r0, 1a001936 <adcInit+0xe>
1a00192e:	2801      	cmp	r0, #1
1a001930:	d04a      	beq.n	1a0019c8 <adcInit+0xa0>
         /* Disable ADC peripheral */
         Chip_ADC_DeInit( LPC_ADC0 );
         break;
      }

}
1a001932:	b003      	add	sp, #12
1a001934:	bd30      	pop	{r4, r5, pc}
         ADC_CLOCK_SETUP_T ADCSetup = {
1a001936:	4b26      	ldr	r3, [pc, #152]	; (1a0019d0 <adcInit+0xa8>)
1a001938:	466d      	mov	r5, sp
1a00193a:	e893 0003 	ldmia.w	r3, {r0, r1}
1a00193e:	e885 0003 	stmia.w	r5, {r0, r1}
         Chip_ADC_Init( LPC_ADC0, &ADCSetup );
1a001942:	4c24      	ldr	r4, [pc, #144]	; (1a0019d4 <adcInit+0xac>)
1a001944:	4629      	mov	r1, r5
1a001946:	4620      	mov	r0, r4
1a001948:	f7ff f902 	bl	1a000b50 <Chip_ADC_Init>
         Chip_ADC_SetBurstCmd( LPC_ADC0, DISABLE );
1a00194c:	2100      	movs	r1, #0
1a00194e:	4620      	mov	r0, r4
1a001950:	f7ff f99d 	bl	1a000c8e <Chip_ADC_SetBurstCmd>
         Chip_ADC_SetSampleRate( LPC_ADC0, &ADCSetup, ADC_MAX_SAMPLE_RATE/2 );
1a001954:	4a20      	ldr	r2, [pc, #128]	; (1a0019d8 <adcInit+0xb0>)
1a001956:	4629      	mov	r1, r5
1a001958:	4620      	mov	r0, r4
1a00195a:	f7ff f964 	bl	1a000c26 <Chip_ADC_SetSampleRate>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH1, DISABLE );
1a00195e:	2200      	movs	r2, #0
1a001960:	2101      	movs	r1, #1
1a001962:	4620      	mov	r0, r4
1a001964:	f7ff f97e 	bl	1a000c64 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH1, DISABLE );
1a001968:	2200      	movs	r2, #0
1a00196a:	2101      	movs	r1, #1
1a00196c:	4620      	mov	r0, r4
1a00196e:	f7ff f939 	bl	1a000be4 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH2, DISABLE );
1a001972:	2200      	movs	r2, #0
1a001974:	2102      	movs	r1, #2
1a001976:	4620      	mov	r0, r4
1a001978:	f7ff f974 	bl	1a000c64 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH2, DISABLE );
1a00197c:	2200      	movs	r2, #0
1a00197e:	2102      	movs	r1, #2
1a001980:	4620      	mov	r0, r4
1a001982:	f7ff f92f 	bl	1a000be4 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH3, DISABLE );
1a001986:	2200      	movs	r2, #0
1a001988:	2103      	movs	r1, #3
1a00198a:	4620      	mov	r0, r4
1a00198c:	f7ff f96a 	bl	1a000c64 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH3, DISABLE );
1a001990:	2200      	movs	r2, #0
1a001992:	2103      	movs	r1, #3
1a001994:	4620      	mov	r0, r4
1a001996:	f7ff f925 	bl	1a000be4 <Chip_ADC_Int_SetChannelCmd>
         Chip_ADC_EnableChannel( LPC_ADC0, ADC_CH4, DISABLE );
1a00199a:	2200      	movs	r2, #0
1a00199c:	2104      	movs	r1, #4
1a00199e:	4620      	mov	r0, r4
1a0019a0:	f7ff f960 	bl	1a000c64 <Chip_ADC_EnableChannel>
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH4, DISABLE );
1a0019a4:	2200      	movs	r2, #0
1a0019a6:	2104      	movs	r1, #4
1a0019a8:	4620      	mov	r0, r4
1a0019aa:	f7ff f91b 	bl	1a000be4 <Chip_ADC_Int_SetChannelCmd>
	LPC_SCU->ENAIO[ADC_ID] |= 1UL << channel;
1a0019ae:	4a0b      	ldr	r2, [pc, #44]	; (1a0019dc <adcInit+0xb4>)
1a0019b0:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a0019b4:	f043 0310 	orr.w	r3, r3, #16
1a0019b8:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
         Chip_ADC_Int_SetChannelCmd( LPC_ADC0, ADC_CH5, DISABLE ); // Revisar codigo
1a0019bc:	2200      	movs	r2, #0
1a0019be:	2105      	movs	r1, #5
1a0019c0:	4620      	mov	r0, r4
1a0019c2:	f7ff f90f 	bl	1a000be4 <Chip_ADC_Int_SetChannelCmd>
      break;
1a0019c6:	e7b4      	b.n	1a001932 <adcInit+0xa>
         Chip_ADC_DeInit( LPC_ADC0 );
1a0019c8:	4802      	ldr	r0, [pc, #8]	; (1a0019d4 <adcInit+0xac>)
1a0019ca:	f7ff f8e1 	bl	1a000b90 <Chip_ADC_DeInit>
}
1a0019ce:	e7b0      	b.n	1a001932 <adcInit+0xa>
1a0019d0:	1a00319c 	.word	0x1a00319c
1a0019d4:	400e3000 	.word	0x400e3000
1a0019d8:	00030d40 	.word	0x00030d40
1a0019dc:	40086000 	.word	0x40086000

1a0019e0 <adcRead>:
 * @brief   Get the value of one ADC channel. Mode: BLOCKING
 * @param   AI0 ... AIn
 * @return  analog value
 */
uint16_t adcRead( adcMap_t analogInput )
{
1a0019e0:	b570      	push	{r4, r5, r6, lr}
1a0019e2:	b082      	sub	sp, #8
   uint8_t lpcAdcChannel = analogInput + 1;
1a0019e4:	3001      	adds	r0, #1
1a0019e6:	b2c4      	uxtb	r4, r0
   uint16_t analogValue = 0;
1a0019e8:	2600      	movs	r6, #0
1a0019ea:	f8ad 6006 	strh.w	r6, [sp, #6]

   // Enable channel
   Chip_ADC_EnableChannel(LPC_ADC0, lpcAdcChannel, ENABLE);
1a0019ee:	4d11      	ldr	r5, [pc, #68]	; (1a001a34 <adcRead+0x54>)
1a0019f0:	2201      	movs	r2, #1
1a0019f2:	4621      	mov	r1, r4
1a0019f4:	4628      	mov	r0, r5
1a0019f6:	f7ff f935 	bl	1a000c64 <Chip_ADC_EnableChannel>

   // Start conversion
   Chip_ADC_SetStartMode(LPC_ADC0, ADC_START_NOW, ADC_TRIGGERMODE_RISING);
1a0019fa:	4632      	mov	r2, r6
1a0019fc:	2101      	movs	r1, #1
1a0019fe:	4628      	mov	r0, r5
1a001a00:	f7ff f901 	bl	1a000c06 <Chip_ADC_SetStartMode>

   // Wait for conversion complete
   while(
      (Chip_ADC_ReadStatus(LPC_ADC0, lpcAdcChannel, ADC_DR_DONE_STAT) != SET)
1a001a04:	2200      	movs	r2, #0
1a001a06:	4621      	mov	r1, r4
1a001a08:	480a      	ldr	r0, [pc, #40]	; (1a001a34 <adcRead+0x54>)
1a001a0a:	f7ff f8d0 	bl	1a000bae <Chip_ADC_ReadStatus>
   while(
1a001a0e:	2801      	cmp	r0, #1
1a001a10:	d1f8      	bne.n	1a001a04 <adcRead+0x24>
   );

   // Enable Read value
   Chip_ADC_ReadValue( LPC_ADC0, lpcAdcChannel, &analogValue );
1a001a12:	4d08      	ldr	r5, [pc, #32]	; (1a001a34 <adcRead+0x54>)
1a001a14:	f10d 0206 	add.w	r2, sp, #6
1a001a18:	4621      	mov	r1, r4
1a001a1a:	4628      	mov	r0, r5
1a001a1c:	f7ff f8c3 	bl	1a000ba6 <Chip_ADC_ReadValue>

   // Disable channel
   Chip_ADC_EnableChannel( LPC_ADC0, lpcAdcChannel, DISABLE );
1a001a20:	2200      	movs	r2, #0
1a001a22:	4621      	mov	r1, r4
1a001a24:	4628      	mov	r0, r5
1a001a26:	f7ff f91d 	bl	1a000c64 <Chip_ADC_EnableChannel>

   return analogValue;
}
1a001a2a:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a001a2e:	b002      	add	sp, #8
1a001a30:	bd70      	pop	{r4, r5, r6, pc}
1a001a32:	bf00      	nop
1a001a34:	400e3000 	.word	0x400e3000

1a001a38 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a001a38:	b118      	cbz	r0, 1a001a42 <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a001a3a:	4b04      	ldr	r3, [pc, #16]	; (1a001a4c <tickPowerSet+0x14>)
1a001a3c:	2207      	movs	r2, #7
1a001a3e:	601a      	str	r2, [r3, #0]
1a001a40:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a001a42:	4b02      	ldr	r3, [pc, #8]	; (1a001a4c <tickPowerSet+0x14>)
1a001a44:	2200      	movs	r2, #0
1a001a46:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a001a48:	4770      	bx	lr
1a001a4a:	bf00      	nop
1a001a4c:	e000e010 	.word	0xe000e010

1a001a50 <tickInit>:
{
1a001a50:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a001a52:	ea50 0401 	orrs.w	r4, r0, r1
1a001a56:	d02a      	beq.n	1a001aae <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a001a58:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001a5c:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001a60:	2b00      	cmp	r3, #0
1a001a62:	bf08      	it	eq
1a001a64:	2a32      	cmpeq	r2, #50	; 0x32
1a001a66:	d227      	bcs.n	1a001ab8 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a001a68:	4b14      	ldr	r3, [pc, #80]	; (1a001abc <tickInit+0x6c>)
1a001a6a:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a001a6e:	4b14      	ldr	r3, [pc, #80]	; (1a001ac0 <tickInit+0x70>)
1a001a70:	681b      	ldr	r3, [r3, #0]
1a001a72:	fba3 4500 	umull	r4, r5, r3, r0
1a001a76:	fb03 5501 	mla	r5, r3, r1, r5
1a001a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a001a7e:	2300      	movs	r3, #0
1a001a80:	4620      	mov	r0, r4
1a001a82:	4629      	mov	r1, r5
1a001a84:	f000 fbca 	bl	1a00221c <__aeabi_uldivmod>
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a001a88:	3801      	subs	r0, #1
1a001a8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001a8e:	d209      	bcs.n	1a001aa4 <tickInit+0x54>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a001a90:	4b0c      	ldr	r3, [pc, #48]	; (1a001ac4 <tickInit+0x74>)
1a001a92:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001a94:	4a0c      	ldr	r2, [pc, #48]	; (1a001ac8 <tickInit+0x78>)
1a001a96:	21e0      	movs	r1, #224	; 0xe0
1a001a98:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a001a9c:	2200      	movs	r2, #0
1a001a9e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001aa0:	2207      	movs	r2, #7
1a001aa2:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a001aa4:	2001      	movs	r0, #1
1a001aa6:	f7ff ffc7 	bl	1a001a38 <tickPowerSet>
      bool_t ret_val = 1;
1a001aaa:	2001      	movs	r0, #1
}
1a001aac:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a001aae:	2000      	movs	r0, #0
1a001ab0:	f7ff ffc2 	bl	1a001a38 <tickPowerSet>
         ret_val = 0;
1a001ab4:	2000      	movs	r0, #0
1a001ab6:	e7f9      	b.n	1a001aac <tickInit+0x5c>
            ret_val = 0;
1a001ab8:	2000      	movs	r0, #0
1a001aba:	e7f7      	b.n	1a001aac <tickInit+0x5c>
1a001abc:	10000088 	.word	0x10000088
1a001ac0:	10000170 	.word	0x10000170
1a001ac4:	e000e010 	.word	0xe000e010
1a001ac8:	e000ed00 	.word	0xe000ed00

1a001acc <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a001acc:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a001ace:	4a07      	ldr	r2, [pc, #28]	; (1a001aec <SysTick_Handler+0x20>)
1a001ad0:	6813      	ldr	r3, [r2, #0]
1a001ad2:	6851      	ldr	r1, [r2, #4]
1a001ad4:	3301      	adds	r3, #1
1a001ad6:	f141 0100 	adc.w	r1, r1, #0
1a001ada:	6013      	str	r3, [r2, #0]
1a001adc:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a001ade:	4b04      	ldr	r3, [pc, #16]	; (1a001af0 <SysTick_Handler+0x24>)
1a001ae0:	681b      	ldr	r3, [r3, #0]
1a001ae2:	b113      	cbz	r3, 1a001aea <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a001ae4:	4a03      	ldr	r2, [pc, #12]	; (1a001af4 <SysTick_Handler+0x28>)
1a001ae6:	6810      	ldr	r0, [r2, #0]
1a001ae8:	4798      	blx	r3
   }
}
1a001aea:	bd08      	pop	{r3, pc}
1a001aec:	10000120 	.word	0x10000120
1a001af0:	10000128 	.word	0x10000128
1a001af4:	1000011c 	.word	0x1000011c

1a001af8 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a001af8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001afc:	4680      	mov	r8, r0
1a001afe:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a001b00:	4c19      	ldr	r4, [pc, #100]	; (1a001b68 <uartInit+0x70>)
1a001b02:	0045      	lsls	r5, r0, #1
1a001b04:	182a      	adds	r2, r5, r0
1a001b06:	0093      	lsls	r3, r2, #2
1a001b08:	18e6      	adds	r6, r4, r3
1a001b0a:	58e7      	ldr	r7, [r4, r3]
1a001b0c:	4638      	mov	r0, r7
1a001b0e:	f7ff fced 	bl	1a0014ec <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a001b12:	4649      	mov	r1, r9
1a001b14:	4638      	mov	r0, r7
1a001b16:	f7ff fd27 	bl	1a001568 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a001b1a:	2307      	movs	r3, #7
1a001b1c:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a001b1e:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a001b20:	2301      	movs	r3, #1
1a001b22:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a001b24:	7930      	ldrb	r0, [r6, #4]
1a001b26:	7973      	ldrb	r3, [r6, #5]
1a001b28:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a001b2a:	f042 0218 	orr.w	r2, r2, #24
1a001b2e:	490f      	ldr	r1, [pc, #60]	; (1a001b6c <uartInit+0x74>)
1a001b30:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a001b38:	79f0      	ldrb	r0, [r6, #7]
1a001b3a:	7a33      	ldrb	r3, [r6, #8]
1a001b3c:	7a72      	ldrb	r2, [r6, #9]
1a001b3e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001b42:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a001b4a:	f1b8 0f01 	cmp.w	r8, #1
1a001b4e:	d001      	beq.n	1a001b54 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a001b50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a001b54:	4a06      	ldr	r2, [pc, #24]	; (1a001b70 <uartInit+0x78>)
1a001b56:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001b58:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
1a001b5e:	221a      	movs	r2, #26
1a001b60:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001b64:	e7f4      	b.n	1a001b50 <uartInit+0x58>
1a001b66:	bf00      	nop
1a001b68:	1a0031a4 	.word	0x1a0031a4
1a001b6c:	40086000 	.word	0x40086000
1a001b70:	40081000 	.word	0x40081000

1a001b74 <CDC_ep0_override_hdlr>:
	return LPC_OK;
}

/* CDC EP0_patch part of WORKAROUND for artf42016. */
static ErrorCode_t CDC_ep0_override_hdlr(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a001b74:	b538      	push	{r3, r4, r5, lr}
1a001b76:	4604      	mov	r4, r0
1a001b78:	4608      	mov	r0, r1
	USB_CDC0_CTRL_T *pCdc0Ctrl = (USB_CDC0_CTRL_T *) data;
	uint8_t cif_num, dif_num;
	CIC_SetRequest_t setReq;
	ErrorCode_t ret = ERR_USBD_UNHANDLED;

	if ( (event == USB_EVT_OUT) &&
1a001b7a:	2a02      	cmp	r2, #2
1a001b7c:	d007      	beq.n	1a001b8e <CDC_ep0_override_hdlr+0x1a>
			}
		}

	}
	else {
		ret = g_defaultCdcHdlr(hUsb, data, event);
1a001b7e:	4b1b      	ldr	r3, [pc, #108]	; (1a001bec <CDC_ep0_override_hdlr+0x78>)
1a001b80:	681b      	ldr	r3, [r3, #0]
1a001b82:	4601      	mov	r1, r0
1a001b84:	4620      	mov	r0, r4
1a001b86:	4798      	blx	r3
1a001b88:	4605      	mov	r5, r0
	}
	return ret;
}
1a001b8a:	4628      	mov	r0, r5
1a001b8c:	bd38      	pop	{r3, r4, r5, pc}
		 (pCtrl->SetupPacket.bmRequestType.BM.Type == REQUEST_CLASS) &&
1a001b8e:	f894 3174 	ldrb.w	r3, [r4, #372]	; 0x174
1a001b92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
1a001b96:	2b21      	cmp	r3, #33	; 0x21
1a001b98:	d1f1      	bne.n	1a001b7e <CDC_ep0_override_hdlr+0xa>
		if ((pCdcCtrl->epin_num & 0x80) == 0) {
1a001b9a:	f991 301a 	ldrsb.w	r3, [r1, #26]
1a001b9e:	2b00      	cmp	r3, #0
1a001ba0:	db0a      	blt.n	1a001bb8 <CDC_ep0_override_hdlr+0x44>
			cif_num = pCdc0Ctrl->cif_num;
1a001ba2:	7dca      	ldrb	r2, [r1, #23]
			dif_num = pCdc0Ctrl->dif_num;
1a001ba4:	7e09      	ldrb	r1, [r1, #24]
			setReq = pCdc0Ctrl->CIC_SetRequest;
1a001ba6:	6c05      	ldr	r5, [r0, #64]	; 0x40
		if (((pCtrl->SetupPacket.wIndex.WB.L == cif_num)  ||
1a001ba8:	f894 3178 	ldrb.w	r3, [r4, #376]	; 0x178
1a001bac:	4293      	cmp	r3, r2
1a001bae:	d007      	beq.n	1a001bc0 <CDC_ep0_override_hdlr+0x4c>
1a001bb0:	428b      	cmp	r3, r1
1a001bb2:	d005      	beq.n	1a001bc0 <CDC_ep0_override_hdlr+0x4c>
	ErrorCode_t ret = ERR_USBD_UNHANDLED;
1a001bb4:	4d0e      	ldr	r5, [pc, #56]	; (1a001bf0 <CDC_ep0_override_hdlr+0x7c>)
	return ret;
1a001bb6:	e7e8      	b.n	1a001b8a <CDC_ep0_override_hdlr+0x16>
			cif_num = pCdcCtrl->cif_num;
1a001bb8:	7e0a      	ldrb	r2, [r1, #24]
			dif_num = pCdcCtrl->dif_num;
1a001bba:	7e49      	ldrb	r1, [r1, #25]
			setReq = pCdcCtrl->CIC_SetRequest;
1a001bbc:	6c45      	ldr	r5, [r0, #68]	; 0x44
1a001bbe:	e7f3      	b.n	1a001ba8 <CDC_ep0_override_hdlr+0x34>
			pCtrl->EP0Data.pData -= pCtrl->SetupPacket.wLength;
1a001bc0:	f8b4 317a 	ldrh.w	r3, [r4, #378]	; 0x17a
1a001bc4:	f8d4 212c 	ldr.w	r2, [r4, #300]	; 0x12c
1a001bc8:	1ad2      	subs	r2, r2, r3
1a001bca:	f8c4 212c 	str.w	r2, [r4, #300]	; 0x12c
			ret = setReq(pCdcCtrl, &pCtrl->SetupPacket, &pCtrl->EP0Data.pData,
1a001bce:	f504 7296 	add.w	r2, r4, #300	; 0x12c
1a001bd2:	f504 71ba 	add.w	r1, r4, #372	; 0x174
1a001bd6:	47a8      	blx	r5
			if ( ret == LPC_OK) {
1a001bd8:	4605      	mov	r5, r0
1a001bda:	2800      	cmp	r0, #0
1a001bdc:	d1d5      	bne.n	1a001b8a <CDC_ep0_override_hdlr+0x16>
				USBD_API->core->StatusInStage(pCtrl);
1a001bde:	4b05      	ldr	r3, [pc, #20]	; (1a001bf4 <CDC_ep0_override_hdlr+0x80>)
1a001be0:	681b      	ldr	r3, [r3, #0]
1a001be2:	685b      	ldr	r3, [r3, #4]
1a001be4:	695b      	ldr	r3, [r3, #20]
1a001be6:	4620      	mov	r0, r4
1a001be8:	4798      	blx	r3
1a001bea:	e7ce      	b.n	1a001b8a <CDC_ep0_override_hdlr+0x16>
1a001bec:	1000012c 	.word	0x1000012c
1a001bf0:	00040002 	.word	0x00040002
1a001bf4:	10000174 	.word	0x10000174

1a001bf8 <UCOM_bulk_hdlr>:
{
1a001bf8:	b570      	push	{r4, r5, r6, lr}
1a001bfa:	460c      	mov	r4, r1
	switch (event) {
1a001bfc:	2a03      	cmp	r2, #3
1a001bfe:	d005      	beq.n	1a001c0c <UCOM_bulk_hdlr+0x14>
1a001c00:	2a04      	cmp	r2, #4
1a001c02:	d022      	beq.n	1a001c4a <UCOM_bulk_hdlr+0x52>
1a001c04:	2a02      	cmp	r2, #2
1a001c06:	d02f      	beq.n	1a001c68 <UCOM_bulk_hdlr+0x70>
}
1a001c08:	2000      	movs	r0, #0
1a001c0a:	bd70      	pop	{r4, r5, r6, pc}
		if (pUcom->rxBuf_uartIndex < pUcom->rxBuf_usbIndex) {
1a001c0c:	7d0a      	ldrb	r2, [r1, #20]
1a001c0e:	7d4b      	ldrb	r3, [r1, #21]
1a001c10:	429a      	cmp	r2, r3
1a001c12:	d215      	bcs.n	1a001c40 <UCOM_bulk_hdlr+0x48>
			count = UCOM_RXBUF_SZ - pUcom->rxBuf_usbIndex;
1a001c14:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
		if (count) {
1a001c18:	b1a3      	cbz	r3, 1a001c44 <UCOM_bulk_hdlr+0x4c>
			pUcom->usbTxBusy = 1;
1a001c1a:	2201      	movs	r2, #1
1a001c1c:	75a2      	strb	r2, [r4, #22]
			count = USBD_API->hw->WriteEP(pUcom->hUsb, USB_CDC_IN_EP, &pUcom->rxBuf[g_uCOM.rxBuf_usbIndex], count);
1a001c1e:	4a23      	ldr	r2, [pc, #140]	; (1a001cac <UCOM_bulk_hdlr+0xb4>)
1a001c20:	6812      	ldr	r2, [r2, #0]
1a001c22:	6812      	ldr	r2, [r2, #0]
1a001c24:	6d16      	ldr	r6, [r2, #80]	; 0x50
1a001c26:	68a1      	ldr	r1, [r4, #8]
1a001c28:	4d21      	ldr	r5, [pc, #132]	; (1a001cb0 <UCOM_bulk_hdlr+0xb8>)
1a001c2a:	7d6a      	ldrb	r2, [r5, #21]
1a001c2c:	440a      	add	r2, r1
1a001c2e:	2181      	movs	r1, #129	; 0x81
1a001c30:	6820      	ldr	r0, [r4, #0]
1a001c32:	47b0      	blx	r6
			g_uCOM.rxBuf_usbIndex = (g_uCOM.rxBuf_usbIndex + count) & (UCOM_RXBUF_SZ - 1);
1a001c34:	7d6b      	ldrb	r3, [r5, #21]
1a001c36:	4418      	add	r0, r3
1a001c38:	f000 003f 	and.w	r0, r0, #63	; 0x3f
1a001c3c:	7568      	strb	r0, [r5, #21]
1a001c3e:	e7e3      	b.n	1a001c08 <UCOM_bulk_hdlr+0x10>
			count = pUcom->rxBuf_uartIndex - pUcom->rxBuf_usbIndex;
1a001c40:	1ad3      	subs	r3, r2, r3
1a001c42:	e7e9      	b.n	1a001c18 <UCOM_bulk_hdlr+0x20>
			pUcom->usbTxBusy = 0;
1a001c44:	2300      	movs	r3, #0
1a001c46:	75a3      	strb	r3, [r4, #22]
1a001c48:	e7de      	b.n	1a001c08 <UCOM_bulk_hdlr+0x10>
		if (pUcom->uartTxBusy == 0) {
1a001c4a:	7dcb      	ldrb	r3, [r1, #23]
1a001c4c:	2b00      	cmp	r3, #0
1a001c4e:	d1db      	bne.n	1a001c08 <UCOM_bulk_hdlr+0x10>
			USBD_API->hw->ReadReqEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0], UCOM_TXBUF_SZ);
1a001c50:	4b16      	ldr	r3, [pc, #88]	; (1a001cac <UCOM_bulk_hdlr+0xb4>)
1a001c52:	681b      	ldr	r3, [r3, #0]
1a001c54:	681b      	ldr	r3, [r3, #0]
1a001c56:	6c9d      	ldr	r5, [r3, #72]	; 0x48
1a001c58:	f44f 7300 	mov.w	r3, #512	; 0x200
1a001c5c:	68ca      	ldr	r2, [r1, #12]
1a001c5e:	2101      	movs	r1, #1
1a001c60:	47a8      	blx	r5
			pUcom->uartTxBusy = 1;
1a001c62:	2301      	movs	r3, #1
1a001c64:	75e3      	strb	r3, [r4, #23]
1a001c66:	e7cf      	b.n	1a001c08 <UCOM_bulk_hdlr+0x10>
	return pUART->IER;
1a001c68:	4b12      	ldr	r3, [pc, #72]	; (1a001cb4 <UCOM_bulk_hdlr+0xbc>)
1a001c6a:	685b      	ldr	r3, [r3, #4]
		if ((Chip_UART_GetIntsEnabled(LPC_UART) & UART_IER_THREINT) == 0) {
1a001c6c:	f013 0f02 	tst.w	r3, #2
1a001c70:	d1ca      	bne.n	1a001c08 <UCOM_bulk_hdlr+0x10>
			pUcom->txBuf_count = USBD_API->hw->ReadEP(hUsb, USB_CDC_OUT_EP, &pUcom->txBuf[0]);
1a001c72:	4b0e      	ldr	r3, [pc, #56]	; (1a001cac <UCOM_bulk_hdlr+0xb4>)
1a001c74:	681b      	ldr	r3, [r3, #0]
1a001c76:	681b      	ldr	r3, [r3, #0]
1a001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
1a001c7a:	68ca      	ldr	r2, [r1, #12]
1a001c7c:	2101      	movs	r1, #1
1a001c7e:	4798      	blx	r3
1a001c80:	b202      	sxth	r2, r0
1a001c82:	8262      	strh	r2, [r4, #18]
			pUcom->txBuf_uartIndex = 0;
1a001c84:	2300      	movs	r3, #0
1a001c86:	8223      	strh	r3, [r4, #16]
													&pUcom->txBuf[g_uCOM.txBuf_uartIndex],
1a001c88:	68e1      	ldr	r1, [r4, #12]
1a001c8a:	4b09      	ldr	r3, [pc, #36]	; (1a001cb0 <UCOM_bulk_hdlr+0xb8>)
1a001c8c:	8a1b      	ldrh	r3, [r3, #16]
			pUcom->txBuf_uartIndex = Chip_UART_Send(LPC_UART,
1a001c8e:	4d09      	ldr	r5, [pc, #36]	; (1a001cb4 <UCOM_bulk_hdlr+0xbc>)
1a001c90:	4419      	add	r1, r3
1a001c92:	4628      	mov	r0, r5
1a001c94:	f7ff fc54 	bl	1a001540 <Chip_UART_Send>
1a001c98:	b280      	uxth	r0, r0
1a001c9a:	8220      	strh	r0, [r4, #16]
			pUcom->txBuf_count -= pUcom->txBuf_uartIndex;
1a001c9c:	8a63      	ldrh	r3, [r4, #18]
1a001c9e:	1a1b      	subs	r3, r3, r0
1a001ca0:	8263      	strh	r3, [r4, #18]
	pUART->IER |= intMask;
1a001ca2:	686b      	ldr	r3, [r5, #4]
1a001ca4:	f043 0302 	orr.w	r3, r3, #2
1a001ca8:	606b      	str	r3, [r5, #4]
1a001caa:	e7ad      	b.n	1a001c08 <UCOM_bulk_hdlr+0x10>
1a001cac:	10000174 	.word	0x10000174
1a001cb0:	10000130 	.word	0x10000130
1a001cb4:	400c1000 	.word	0x400c1000

1a001cb8 <UCOM_SetLineCode>:
{
1a001cb8:	b510      	push	{r4, lr}
	switch (line_coding->bDataBits) {
1a001cba:	798b      	ldrb	r3, [r1, #6]
1a001cbc:	2b06      	cmp	r3, #6
1a001cbe:	d011      	beq.n	1a001ce4 <UCOM_SetLineCode+0x2c>
1a001cc0:	2b07      	cmp	r3, #7
1a001cc2:	d011      	beq.n	1a001ce8 <UCOM_SetLineCode+0x30>
1a001cc4:	2b05      	cmp	r3, #5
1a001cc6:	d011      	beq.n	1a001cec <UCOM_SetLineCode+0x34>
		config_data |= UART_LCR_WLEN8;
1a001cc8:	2403      	movs	r4, #3
	switch (line_coding->bCharFormat) {
1a001cca:	790a      	ldrb	r2, [r1, #4]
1a001ccc:	2a01      	cmp	r2, #1
1a001cce:	d00f      	beq.n	1a001cf0 <UCOM_SetLineCode+0x38>
1a001cd0:	2a02      	cmp	r2, #2
1a001cd2:	d012      	beq.n	1a001cfa <UCOM_SetLineCode+0x42>
	switch (line_coding->bParityType) {
1a001cd4:	794b      	ldrb	r3, [r1, #5]
1a001cd6:	3b01      	subs	r3, #1
1a001cd8:	2b03      	cmp	r3, #3
1a001cda:	d815      	bhi.n	1a001d08 <UCOM_SetLineCode+0x50>
1a001cdc:	e8df f003 	tbb	[pc, r3]
1a001ce0:	221f1c12 	.word	0x221f1c12
		config_data |= UART_LCR_WLEN6;
1a001ce4:	2401      	movs	r4, #1
1a001ce6:	e7f0      	b.n	1a001cca <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN7;
1a001ce8:	2402      	movs	r4, #2
1a001cea:	e7ee      	b.n	1a001cca <UCOM_SetLineCode+0x12>
		config_data |= UART_LCR_WLEN5;
1a001cec:	2400      	movs	r4, #0
1a001cee:	e7ec      	b.n	1a001cca <UCOM_SetLineCode+0x12>
		if (line_coding->bDataBits == 5) {
1a001cf0:	2b05      	cmp	r3, #5
1a001cf2:	d11e      	bne.n	1a001d32 <UCOM_SetLineCode+0x7a>
			config_data |= UART_LCR_SBS_2BIT;
1a001cf4:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001cf8:	e7ec      	b.n	1a001cd4 <UCOM_SetLineCode+0x1c>
		if (line_coding->bDataBits != 5) {
1a001cfa:	2b05      	cmp	r3, #5
1a001cfc:	d01b      	beq.n	1a001d36 <UCOM_SetLineCode+0x7e>
			config_data |= UART_LCR_SBS_2BIT;
1a001cfe:	f044 0404 	orr.w	r4, r4, #4
		break;
1a001d02:	e7e7      	b.n	1a001cd4 <UCOM_SetLineCode+0x1c>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_ODD);
1a001d04:	f044 0408 	orr.w	r4, r4, #8
	if (line_coding->dwDTERate < 3125000) {
1a001d08:	6809      	ldr	r1, [r1, #0]
1a001d0a:	4b0c      	ldr	r3, [pc, #48]	; (1a001d3c <UCOM_SetLineCode+0x84>)
1a001d0c:	4299      	cmp	r1, r3
1a001d0e:	d90c      	bls.n	1a001d2a <UCOM_SetLineCode+0x72>
	pUART->LCR = config;
1a001d10:	4b0b      	ldr	r3, [pc, #44]	; (1a001d40 <UCOM_SetLineCode+0x88>)
1a001d12:	60dc      	str	r4, [r3, #12]
	return LPC_OK;
1a001d14:	2000      	movs	r0, #0
}
1a001d16:	bd10      	pop	{r4, pc}
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN);
1a001d18:	f044 0418 	orr.w	r4, r4, #24
		break;
1a001d1c:	e7f4      	b.n	1a001d08 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_1);
1a001d1e:	f044 0428 	orr.w	r4, r4, #40	; 0x28
		break;
1a001d22:	e7f1      	b.n	1a001d08 <UCOM_SetLineCode+0x50>
		config_data |= (UART_LCR_PARITY_EN | UART_LCR_PARITY_F_0);
1a001d24:	f044 0438 	orr.w	r4, r4, #56	; 0x38
		break;
1a001d28:	e7ee      	b.n	1a001d08 <UCOM_SetLineCode+0x50>
		Chip_UART_SetBaud(LPC_UART, line_coding->dwDTERate);
1a001d2a:	4805      	ldr	r0, [pc, #20]	; (1a001d40 <UCOM_SetLineCode+0x88>)
1a001d2c:	f7ff fc1c 	bl	1a001568 <Chip_UART_SetBaud>
1a001d30:	e7ee      	b.n	1a001d10 <UCOM_SetLineCode+0x58>
			return ERR_USBD_UNHANDLED;
1a001d32:	4804      	ldr	r0, [pc, #16]	; (1a001d44 <UCOM_SetLineCode+0x8c>)
1a001d34:	e7ef      	b.n	1a001d16 <UCOM_SetLineCode+0x5e>
			return ERR_USBD_UNHANDLED;
1a001d36:	4803      	ldr	r0, [pc, #12]	; (1a001d44 <UCOM_SetLineCode+0x8c>)
1a001d38:	e7ed      	b.n	1a001d16 <UCOM_SetLineCode+0x5e>
1a001d3a:	bf00      	nop
1a001d3c:	002faf07 	.word	0x002faf07
1a001d40:	400c1000 	.word	0x400c1000
1a001d44:	00040002 	.word	0x00040002

1a001d48 <cdcUartLpcInit>:
//
//}

/* UART to USB com port init routine */
ErrorCode_t cdcUartLpcInit( USBD_HANDLE_T hUsb, USB_CORE_DESCS_T *pDesc,
                         USBD_API_INIT_PARAM_T *pUsbParam ){
1a001d48:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001d4a:	b093      	sub	sp, #76	; 0x4c
1a001d4c:	4604      	mov	r4, r0
1a001d4e:	460f      	mov	r7, r1
1a001d50:	4615      	mov	r5, r2
	uint32_t ep_indx;
	USB_CDC_CTRL_T *pCDC;
	USB_CORE_CTRL_T *pCtrl = (USB_CORE_CTRL_T *) hUsb;

	/* Store USB stack handle for future use. */
	g_uCOM.hUsb = hUsb;
1a001d52:	4e2e      	ldr	r6, [pc, #184]	; (1a001e0c <cdcUartLpcInit+0xc4>)
1a001d54:	f846 0b04 	str.w	r0, [r6], #4
	/* Initi CDC params */
	memset((void *) &cdc_param, 0, sizeof(USBD_CDC_INIT_PARAM_T));
1a001d58:	2248      	movs	r2, #72	; 0x48
1a001d5a:	2100      	movs	r1, #0
1a001d5c:	4668      	mov	r0, sp
1a001d5e:	f000 fdbc 	bl	1a0028da <memset>
	cdc_param.mem_base = pUsbParam->mem_base;
1a001d62:	686b      	ldr	r3, [r5, #4]
1a001d64:	9300      	str	r3, [sp, #0]
	cdc_param.mem_size = pUsbParam->mem_size;
1a001d66:	68ab      	ldr	r3, [r5, #8]
1a001d68:	9301      	str	r3, [sp, #4]
	cdc_param.cif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_COMMUNICATION_INTERFACE_CLASS);
1a001d6a:	2102      	movs	r1, #2
1a001d6c:	68f8      	ldr	r0, [r7, #12]
1a001d6e:	f000 f997 	bl	1a0020a0 <find_IntfDesc>
1a001d72:	9002      	str	r0, [sp, #8]
	cdc_param.dif_intf_desc = (uint8_t *) find_IntfDesc(pDesc->high_speed_desc, CDC_DATA_INTERFACE_CLASS);
1a001d74:	210a      	movs	r1, #10
1a001d76:	68f8      	ldr	r0, [r7, #12]
1a001d78:	f000 f992 	bl	1a0020a0 <find_IntfDesc>
1a001d7c:	9003      	str	r0, [sp, #12]
	cdc_param.SetLineCode = UCOM_SetLineCode;
1a001d7e:	4b24      	ldr	r3, [pc, #144]	; (1a001e10 <cdcUartLpcInit+0xc8>)
1a001d80:	930f      	str	r3, [sp, #60]	; 0x3c

	/* Init CDC interface */
	ret = USBD_API->cdc->init(hUsb, &cdc_param, &g_uCOM.hCdc);
1a001d82:	4b24      	ldr	r3, [pc, #144]	; (1a001e14 <cdcUartLpcInit+0xcc>)
1a001d84:	681b      	ldr	r3, [r3, #0]
1a001d86:	695b      	ldr	r3, [r3, #20]
1a001d88:	685b      	ldr	r3, [r3, #4]
1a001d8a:	4632      	mov	r2, r6
1a001d8c:	4669      	mov	r1, sp
1a001d8e:	4620      	mov	r0, r4
1a001d90:	4798      	blx	r3

	if (ret == LPC_OK) {
1a001d92:	4603      	mov	r3, r0
1a001d94:	2800      	cmp	r0, #0
1a001d96:	d135      	bne.n	1a001e04 <cdcUartLpcInit+0xbc>
		/* allocate transfer buffers */
		g_uCOM.txBuf = (uint8_t *) cdc_param.mem_base;
1a001d98:	9a00      	ldr	r2, [sp, #0]
1a001d9a:	4b1c      	ldr	r3, [pc, #112]	; (1a001e0c <cdcUartLpcInit+0xc4>)
1a001d9c:	60da      	str	r2, [r3, #12]
		cdc_param.mem_base += UCOM_TXBUF_SZ;
1a001d9e:	f502 7100 	add.w	r1, r2, #512	; 0x200
		cdc_param.mem_size -= UCOM_TXBUF_SZ;
		g_uCOM.rxBuf = (uint8_t *) cdc_param.mem_base;
1a001da2:	6099      	str	r1, [r3, #8]
		cdc_param.mem_base += UCOM_RXBUF_SZ;
1a001da4:	f502 7210 	add.w	r2, r2, #576	; 0x240
1a001da8:	9200      	str	r2, [sp, #0]
		cdc_param.mem_size -= UCOM_RXBUF_SZ;
1a001daa:	9a01      	ldr	r2, [sp, #4]
1a001dac:	f5a2 7210 	sub.w	r2, r2, #576	; 0x240
1a001db0:	9201      	str	r2, [sp, #4]

		/* register endpoint interrupt handler */
		ep_indx = (((USB_CDC_IN_EP & 0x0F) << 1) + 1);
		ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001db2:	4a18      	ldr	r2, [pc, #96]	; (1a001e14 <cdcUartLpcInit+0xcc>)
1a001db4:	6812      	ldr	r2, [r2, #0]
1a001db6:	6852      	ldr	r2, [r2, #4]
1a001db8:	6856      	ldr	r6, [r2, #4]
1a001dba:	4a17      	ldr	r2, [pc, #92]	; (1a001e18 <cdcUartLpcInit+0xd0>)
1a001dbc:	2103      	movs	r1, #3
1a001dbe:	4620      	mov	r0, r4
1a001dc0:	47b0      	blx	r6

		if (ret == LPC_OK) {
1a001dc2:	4603      	mov	r3, r0
1a001dc4:	b9d0      	cbnz	r0, 1a001dfc <cdcUartLpcInit+0xb4>
			    sending proper handshake after processing SET_REQUEST messages targeted
			    to CDC interfaces. The workaround will send the proper handshake to host.
			    Due to this bug some terminal applications such as Putty have problem
			    establishing connection.
			 */
			g_defaultCdcHdlr = pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1];
1a001dc6:	f894 30f8 	ldrb.w	r3, [r4, #248]	; 0xf8
1a001dca:	332d      	adds	r3, #45	; 0x2d
1a001dcc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
1a001dd0:	4a12      	ldr	r2, [pc, #72]	; (1a001e1c <cdcUartLpcInit+0xd4>)
1a001dd2:	6011      	str	r1, [r2, #0]
			/* store the default CDC handler and replace it with ours */
			pCtrl->ep0_hdlr_cb[pCtrl->num_ep0_hdlrs - 1] = CDC_ep0_override_hdlr;
1a001dd4:	4a12      	ldr	r2, [pc, #72]	; (1a001e20 <cdcUartLpcInit+0xd8>)
1a001dd6:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

			/* register endpoint interrupt handler */
			ep_indx = ((USB_CDC_OUT_EP & 0x0F) << 1);
			ret = USBD_API->core->RegisterEpHandler(hUsb, ep_indx, UCOM_bulk_hdlr, &g_uCOM);
1a001dda:	4b0e      	ldr	r3, [pc, #56]	; (1a001e14 <cdcUartLpcInit+0xcc>)
1a001ddc:	681b      	ldr	r3, [r3, #0]
1a001dde:	685b      	ldr	r3, [r3, #4]
1a001de0:	685f      	ldr	r7, [r3, #4]
1a001de2:	4e0a      	ldr	r6, [pc, #40]	; (1a001e0c <cdcUartLpcInit+0xc4>)
1a001de4:	4633      	mov	r3, r6
1a001de6:	4a0c      	ldr	r2, [pc, #48]	; (1a001e18 <cdcUartLpcInit+0xd0>)
1a001de8:	2102      	movs	r1, #2
1a001dea:	4620      	mov	r0, r4
1a001dec:	47b8      	blx	r7
1a001dee:	4603      	mov	r3, r0
         
//			UCOM_UartInit();


			/* Set the line coding values as per UART Settings */
			pCDC = (USB_CDC_CTRL_T *) g_uCOM.hCdc;
1a001df0:	6872      	ldr	r2, [r6, #4]
			pCDC->line_coding.dwDTERate = 115200;
1a001df2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001df6:	6111      	str	r1, [r2, #16]
			pCDC->line_coding.bDataBits = 8;
1a001df8:	2108      	movs	r1, #8
1a001dfa:	7591      	strb	r1, [r2, #22]
		}

		/* update mem_base and size variables for cascading calls. */
		pUsbParam->mem_base = cdc_param.mem_base;
1a001dfc:	9a00      	ldr	r2, [sp, #0]
1a001dfe:	606a      	str	r2, [r5, #4]
		pUsbParam->mem_size = cdc_param.mem_size;
1a001e00:	9a01      	ldr	r2, [sp, #4]
1a001e02:	60aa      	str	r2, [r5, #8]
	}

	return ret;
}
1a001e04:	4618      	mov	r0, r3
1a001e06:	b013      	add	sp, #76	; 0x4c
1a001e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001e0a:	bf00      	nop
1a001e0c:	10000130 	.word	0x10000130
1a001e10:	1a001cb9 	.word	0x1a001cb9
1a001e14:	10000174 	.word	0x10000174
1a001e18:	1a001bf9 	.word	0x1a001bf9
1a001e1c:	1000012c 	.word	0x1000012c
1a001e20:	1a001b75 	.word	0x1a001b75

1a001e24 <Keyboard_EpIN_Hdlr>:

/* HID interrupt IN endpoint handler */
static ErrorCode_t Keyboard_EpIN_Hdlr( USBD_HANDLE_T hUsb,
                                       void *data,
                                       uint32_t event ){
   switch (event) {
1a001e24:	2a03      	cmp	r2, #3
1a001e26:	d001      	beq.n	1a001e2c <Keyboard_EpIN_Hdlr+0x8>
      case USB_EVT_IN:
         g_keyBoard.tx_busy = 0;
         break;
   }
   return LPC_OK;
}
1a001e28:	2000      	movs	r0, #0
1a001e2a:	4770      	bx	lr
         g_keyBoard.tx_busy = 0;
1a001e2c:	4b01      	ldr	r3, [pc, #4]	; (1a001e34 <Keyboard_EpIN_Hdlr+0x10>)
1a001e2e:	2200      	movs	r2, #0
1a001e30:	731a      	strb	r2, [r3, #12]
         break;
1a001e32:	e7f9      	b.n	1a001e28 <Keyboard_EpIN_Hdlr+0x4>
1a001e34:	10000148 	.word	0x10000148

1a001e38 <Keyboard_UpdateReport>:
static void Keyboard_UpdateReport(void){
1a001e38:	b508      	push	{r3, lr}
   HID_KEYBOARD_CLEAR_REPORT(&g_keyBoard.report[0]);
1a001e3a:	4a05      	ldr	r2, [pc, #20]	; (1a001e50 <Keyboard_UpdateReport+0x18>)
1a001e3c:	2300      	movs	r3, #0
1a001e3e:	6053      	str	r3, [r2, #4]
1a001e40:	6093      	str	r3, [r2, #8]
   if( (keyboardCheckKeysFunction != NULL) ) {
1a001e42:	4b04      	ldr	r3, [pc, #16]	; (1a001e54 <Keyboard_UpdateReport+0x1c>)
1a001e44:	681b      	ldr	r3, [r3, #0]
1a001e46:	b10b      	cbz	r3, 1a001e4c <Keyboard_UpdateReport+0x14>
      (* keyboardCheckKeysFunction )( NULL );
1a001e48:	2000      	movs	r0, #0
1a001e4a:	4798      	blx	r3
}
1a001e4c:	bd08      	pop	{r3, pc}
1a001e4e:	bf00      	nop
1a001e50:	10000148 	.word	0x10000148
1a001e54:	10000158 	.word	0x10000158

1a001e58 <Keyboard_SetReport>:
   if (length == 0) {
1a001e58:	b1d3      	cbz	r3, 1a001e90 <Keyboard_SetReport+0x38>
                                       uint16_t length){
1a001e5a:	b508      	push	{r3, lr}
   switch (pSetup->wValue.WB.H){
1a001e5c:	78cb      	ldrb	r3, [r1, #3]
1a001e5e:	2b02      	cmp	r3, #2
1a001e60:	d005      	beq.n	1a001e6e <Keyboard_SetReport+0x16>
1a001e62:	2b03      	cmp	r3, #3
1a001e64:	d016      	beq.n	1a001e94 <Keyboard_SetReport+0x3c>
1a001e66:	2b01      	cmp	r3, #1
1a001e68:	d016      	beq.n	1a001e98 <Keyboard_SetReport+0x40>
   return LPC_OK;
1a001e6a:	2000      	movs	r0, #0
}
1a001e6c:	bd08      	pop	{r3, pc}
         if (**pBuffer & 0x01) {
1a001e6e:	6813      	ldr	r3, [r2, #0]
1a001e70:	781b      	ldrb	r3, [r3, #0]
1a001e72:	f013 0f01 	tst.w	r3, #1
1a001e76:	d005      	beq.n	1a001e84 <Keyboard_SetReport+0x2c>
            gpioWrite( LED, ON );
1a001e78:	2101      	movs	r1, #1
1a001e7a:	202a      	movs	r0, #42	; 0x2a
1a001e7c:	f7ff fd1e 	bl	1a0018bc <gpioWrite>
   return LPC_OK;
1a001e80:	2000      	movs	r0, #0
1a001e82:	e7f3      	b.n	1a001e6c <Keyboard_SetReport+0x14>
            gpioWrite( LED, OFF);
1a001e84:	2100      	movs	r1, #0
1a001e86:	202a      	movs	r0, #42	; 0x2a
1a001e88:	f7ff fd18 	bl	1a0018bc <gpioWrite>
   return LPC_OK;
1a001e8c:	2000      	movs	r0, #0
1a001e8e:	e7ed      	b.n	1a001e6c <Keyboard_SetReport+0x14>
      return LPC_OK;
1a001e90:	2000      	movs	r0, #0
}
1a001e92:	4770      	bx	lr
         return ERR_USBD_STALL;
1a001e94:	4801      	ldr	r0, [pc, #4]	; (1a001e9c <Keyboard_SetReport+0x44>)
1a001e96:	e7e9      	b.n	1a001e6c <Keyboard_SetReport+0x14>
1a001e98:	4800      	ldr	r0, [pc, #0]	; (1a001e9c <Keyboard_SetReport+0x44>)
1a001e9a:	e7e7      	b.n	1a001e6c <Keyboard_SetReport+0x14>
1a001e9c:	00040003 	.word	0x00040003

1a001ea0 <Keyboard_GetReport>:
                                       uint16_t *plength ){
1a001ea0:	b538      	push	{r3, r4, r5, lr}
	switch (pSetup->wValue.WB.H) {
1a001ea2:	78c9      	ldrb	r1, [r1, #3]
1a001ea4:	2901      	cmp	r1, #1
1a001ea6:	d005      	beq.n	1a001eb4 <Keyboard_GetReport+0x14>
1a001ea8:	b24b      	sxtb	r3, r1
1a001eaa:	b183      	cbz	r3, 1a001ece <Keyboard_GetReport+0x2e>
1a001eac:	2903      	cmp	r1, #3
1a001eae:	d810      	bhi.n	1a001ed2 <Keyboard_GetReport+0x32>
         return ERR_USBD_STALL;
1a001eb0:	4809      	ldr	r0, [pc, #36]	; (1a001ed8 <Keyboard_GetReport+0x38>)
}
1a001eb2:	bd38      	pop	{r3, r4, r5, pc}
1a001eb4:	461c      	mov	r4, r3
1a001eb6:	4615      	mov	r5, r2
         Keyboard_UpdateReport();
1a001eb8:	f7ff ffbe 	bl	1a001e38 <Keyboard_UpdateReport>
         memcpy(*pBuffer, &g_keyBoard.report[0], KEYBOARD_REPORT_SIZE);
1a001ebc:	682a      	ldr	r2, [r5, #0]
1a001ebe:	4b07      	ldr	r3, [pc, #28]	; (1a001edc <Keyboard_GetReport+0x3c>)
1a001ec0:	cb03      	ldmia	r3!, {r0, r1}
1a001ec2:	6010      	str	r0, [r2, #0]
1a001ec4:	6051      	str	r1, [r2, #4]
         *plength = KEYBOARD_REPORT_SIZE;
1a001ec6:	2308      	movs	r3, #8
1a001ec8:	8023      	strh	r3, [r4, #0]
	return LPC_OK;
1a001eca:	2000      	movs	r0, #0
      break;
1a001ecc:	e7f1      	b.n	1a001eb2 <Keyboard_GetReport+0x12>
	return LPC_OK;
1a001ece:	2000      	movs	r0, #0
1a001ed0:	e7ef      	b.n	1a001eb2 <Keyboard_GetReport+0x12>
1a001ed2:	2000      	movs	r0, #0
1a001ed4:	e7ed      	b.n	1a001eb2 <Keyboard_GetReport+0x12>
1a001ed6:	bf00      	nop
1a001ed8:	00040003 	.word	0x00040003
1a001edc:	1000014c 	.word	0x1000014c

1a001ee0 <usbDeviceKeyboardInit>:
   USBD_HID_INIT_PARAM_T hid_param;
   USB_HID_REPORT_T reports_data[1];
   ErrorCode_t ret = LPC_OK;

   /* Do a quick check of if the interface descriptor passed is the right one. */
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001ee0:	2900      	cmp	r1, #0
1a001ee2:	d036      	beq.n	1a001f52 <usbDeviceKeyboardInit+0x72>
{
1a001ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001ee6:	b091      	sub	sp, #68	; 0x44
1a001ee8:	460c      	mov	r4, r1
   if( (pIntfDesc == 0) || (pIntfDesc->bInterfaceClass
1a001eea:	7949      	ldrb	r1, [r1, #5]
1a001eec:	2903      	cmp	r1, #3
1a001eee:	d133      	bne.n	1a001f58 <usbDeviceKeyboardInit+0x78>
1a001ef0:	461f      	mov	r7, r3
1a001ef2:	4616      	mov	r6, r2
1a001ef4:	4605      	mov	r5, r0
       != USB_DEVICE_CLASS_HUMAN_INTERFACE)) {
      return ERR_FAILED;
   }

   /* Init HID params */
   memset((void *) &hid_param, 0, sizeof(USBD_HID_INIT_PARAM_T));
1a001ef6:	2238      	movs	r2, #56	; 0x38
1a001ef8:	2100      	movs	r1, #0
1a001efa:	a802      	add	r0, sp, #8
1a001efc:	f000 fced 	bl	1a0028da <memset>
   hid_param.max_reports = 1;
1a001f00:	2301      	movs	r3, #1
1a001f02:	f88d 3010 	strb.w	r3, [sp, #16]
   hid_param.mem_base = *mem_base;
1a001f06:	6833      	ldr	r3, [r6, #0]
1a001f08:	9302      	str	r3, [sp, #8]
   hid_param.mem_size = *mem_size;
1a001f0a:	683b      	ldr	r3, [r7, #0]
1a001f0c:	9303      	str	r3, [sp, #12]
   hid_param.intf_desc = (uint8_t *) pIntfDesc;
1a001f0e:	9405      	str	r4, [sp, #20]

   /* user defined functions */
   hid_param.HID_GetReport = Keyboard_GetReport;
1a001f10:	4b13      	ldr	r3, [pc, #76]	; (1a001f60 <usbDeviceKeyboardInit+0x80>)
1a001f12:	9307      	str	r3, [sp, #28]
   hid_param.HID_SetReport = Keyboard_SetReport;
1a001f14:	4b13      	ldr	r3, [pc, #76]	; (1a001f64 <usbDeviceKeyboardInit+0x84>)
1a001f16:	9308      	str	r3, [sp, #32]
   hid_param.HID_EpIn_Hdlr  = Keyboard_EpIN_Hdlr;
1a001f18:	4b13      	ldr	r3, [pc, #76]	; (1a001f68 <usbDeviceKeyboardInit+0x88>)
1a001f1a:	930c      	str	r3, [sp, #48]	; 0x30

   /* Init reports_data */
   reports_data[0].len = Keyboard_ReportDescSize;
1a001f1c:	4b13      	ldr	r3, [pc, #76]	; (1a001f6c <usbDeviceKeyboardInit+0x8c>)
1a001f1e:	881b      	ldrh	r3, [r3, #0]
1a001f20:	f8ad 3000 	strh.w	r3, [sp]
   reports_data[0].idle_time = 0;
1a001f24:	2400      	movs	r4, #0
1a001f26:	f88d 4002 	strb.w	r4, [sp, #2]
   reports_data[0].desc = (uint8_t *) &Keyboard_ReportDescriptor[0];
1a001f2a:	4b11      	ldr	r3, [pc, #68]	; (1a001f70 <usbDeviceKeyboardInit+0x90>)
1a001f2c:	9301      	str	r3, [sp, #4]
   hid_param.report_data  = reports_data;
1a001f2e:	f8cd d018 	str.w	sp, [sp, #24]

   ret = USBD_API->hid->init(hUsb, &hid_param);
1a001f32:	4b10      	ldr	r3, [pc, #64]	; (1a001f74 <usbDeviceKeyboardInit+0x94>)
1a001f34:	681b      	ldr	r3, [r3, #0]
1a001f36:	691b      	ldr	r3, [r3, #16]
1a001f38:	685b      	ldr	r3, [r3, #4]
1a001f3a:	a902      	add	r1, sp, #8
1a001f3c:	4628      	mov	r0, r5
1a001f3e:	4798      	blx	r3

   /* update memory variables */
   *mem_base = hid_param.mem_base;
1a001f40:	9b02      	ldr	r3, [sp, #8]
1a001f42:	6033      	str	r3, [r6, #0]
   *mem_size = hid_param.mem_size;
1a001f44:	9b03      	ldr	r3, [sp, #12]
1a001f46:	603b      	str	r3, [r7, #0]

   /* store stack handle for later use. */
   g_keyBoard.hUsb = hUsb;
1a001f48:	4b0b      	ldr	r3, [pc, #44]	; (1a001f78 <usbDeviceKeyboardInit+0x98>)
1a001f4a:	601d      	str	r5, [r3, #0]
   g_keyBoard.tx_busy = 0;
1a001f4c:	731c      	strb	r4, [r3, #12]

   return ret;
}
1a001f4e:	b011      	add	sp, #68	; 0x44
1a001f50:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERR_FAILED;
1a001f52:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001f56:	4770      	bx	lr
      return ERR_FAILED;
1a001f58:	f04f 30ff 	mov.w	r0, #4294967295
1a001f5c:	e7f7      	b.n	1a001f4e <usbDeviceKeyboardInit+0x6e>
1a001f5e:	bf00      	nop
1a001f60:	1a001ea1 	.word	0x1a001ea1
1a001f64:	1a001e59 	.word	0x1a001e59
1a001f68:	1a001e25 	.word	0x1a001e25
1a001f6c:	1a002ee6 	.word	0x1a002ee6
1a001f70:	1a002ee8 	.word	0x1a002ee8
1a001f74:	10000174 	.word	0x10000174
1a001f78:	10000148 	.word	0x10000148

1a001f7c <EP0_patch>:
 * Private functions
 ****************************************************************************/

/* EP0_patch part of WORKAROUND for artf45032. */
ErrorCode_t EP0_patch(USBD_HANDLE_T hUsb, void *data, uint32_t event)
{
1a001f7c:	b510      	push	{r4, lr}
   switch (event) {
1a001f7e:	4613      	mov	r3, r2
1a001f80:	b16a      	cbz	r2, 1a001f9e <EP0_patch+0x22>
1a001f82:	2a02      	cmp	r2, #2
1a001f84:	d908      	bls.n	1a001f98 <EP0_patch+0x1c>
1a001f86:	2a04      	cmp	r2, #4
1a001f88:	d109      	bne.n	1a001f9e <EP0_patch+0x22>
   case USB_EVT_OUT_NAK:
      if (g_ep0RxBusy) {
1a001f8a:	4a08      	ldr	r2, [pc, #32]	; (1a001fac <EP0_patch+0x30>)
1a001f8c:	6812      	ldr	r2, [r2, #0]
1a001f8e:	b95a      	cbnz	r2, 1a001fa8 <EP0_patch+0x2c>
         /* we already queued the buffer so ignore this NAK event. */
         return LPC_OK;
      }
      else {
         /* Mark EP0_RX buffer as busy and allow base handler to queue the buffer. */
         g_ep0RxBusy = 1;
1a001f90:	4a06      	ldr	r2, [pc, #24]	; (1a001fac <EP0_patch+0x30>)
1a001f92:	2401      	movs	r4, #1
1a001f94:	6014      	str	r4, [r2, #0]
      }
      break;
1a001f96:	e002      	b.n	1a001f9e <EP0_patch+0x22>

   case USB_EVT_SETUP:  /* reset the flag when new setup sequence starts */
   case USB_EVT_OUT:
      /* we received the packet so clear the flag. */
      g_ep0RxBusy = 0;
1a001f98:	4a04      	ldr	r2, [pc, #16]	; (1a001fac <EP0_patch+0x30>)
1a001f9a:	2400      	movs	r4, #0
1a001f9c:	6014      	str	r4, [r2, #0]
      break;
1a001f9e:	461a      	mov	r2, r3
   }
   return g_Ep0BaseHdlr(hUsb, data, event);
1a001fa0:	4b03      	ldr	r3, [pc, #12]	; (1a001fb0 <EP0_patch+0x34>)
1a001fa2:	681b      	ldr	r3, [r3, #0]
1a001fa4:	4798      	blx	r3
}
1a001fa6:	bd10      	pop	{r4, pc}
         return LPC_OK;
1a001fa8:	2000      	movs	r0, #0
1a001faa:	e7fc      	b.n	1a001fa6 <EP0_patch+0x2a>
1a001fac:	10000160 	.word	0x10000160
1a001fb0:	1000015c 	.word	0x1000015c

1a001fb4 <usbDeviceLpcInterruptPrioritySet>:
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a001fb4:	0140      	lsls	r0, r0, #5
1a001fb6:	b2c0      	uxtb	r0, r0
1a001fb8:	4b01      	ldr	r3, [pc, #4]	; (1a001fc0 <usbDeviceLpcInterruptPrioritySet+0xc>)
1a001fba:	f883 0308 	strb.w	r0, [r3, #776]	; 0x308
   return ret;
}

static void usbDeviceLpcInterruptPrioritySet( uint32_t priority ){
   NVIC_SetPriority( LPC_USB_IRQ, priority );
}
1a001fbe:	4770      	bx	lr
1a001fc0:	e000e100 	.word	0xe000e100

1a001fc4 <usbDeviceLpcInterruptInit>:

static void usbDeviceLpcInterruptInit( void ){
1a001fc4:	b508      	push	{r3, lr}
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a001fc6:	4b06      	ldr	r3, [pc, #24]	; (1a001fe0 <usbDeviceLpcInterruptInit+0x1c>)
1a001fc8:	f44f 7280 	mov.w	r2, #256	; 0x100
1a001fcc:	601a      	str	r2, [r3, #0]
    /*  enable USB interrupts */
   NVIC_EnableIRQ( LPC_USB_IRQ );
   /* now connect */
   USBD_API->hw->Connect( g_hUsb, 1 );
1a001fce:	4b05      	ldr	r3, [pc, #20]	; (1a001fe4 <usbDeviceLpcInterruptInit+0x20>)
1a001fd0:	681b      	ldr	r3, [r3, #0]
1a001fd2:	681b      	ldr	r3, [r3, #0]
1a001fd4:	689b      	ldr	r3, [r3, #8]
1a001fd6:	2101      	movs	r1, #1
1a001fd8:	4a03      	ldr	r2, [pc, #12]	; (1a001fe8 <usbDeviceLpcInterruptInit+0x24>)
1a001fda:	6810      	ldr	r0, [r2, #0]
1a001fdc:	4798      	blx	r3
}
1a001fde:	bd08      	pop	{r3, pc}
1a001fe0:	e000e100 	.word	0xe000e100
1a001fe4:	10000174 	.word	0x10000174
1a001fe8:	10000164 	.word	0x10000164

1a001fec <usbDeviceLpcInit>:
                                    USBD_API_INIT_PARAM_T* usb_param){
1a001fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a001fee:	4604      	mov	r4, r0
1a001ff0:	460d      	mov	r5, r1
   USB_init_pin_clk();
1a001ff2:	f7fe ff23 	bl	1a000e3c <Chip_USB0_Init>
   g_pUsbApi = (const USBD_API_T *) LPC_ROM_API->usbdApiBase;
1a001ff6:	4b18      	ldr	r3, [pc, #96]	; (1a002058 <usbDeviceLpcInit+0x6c>)
1a001ff8:	69db      	ldr	r3, [r3, #28]
1a001ffa:	4e18      	ldr	r6, [pc, #96]	; (1a00205c <usbDeviceLpcInit+0x70>)
1a001ffc:	6033      	str	r3, [r6, #0]
   uint8_t max_num_ep = usb_param->max_num_ep;
1a001ffe:	4628      	mov	r0, r5
1a002000:	f810 7f0c 	ldrb.w	r7, [r0, #12]!
   memset((void *) usb_param, 0, sizeof(USBD_API_INIT_PARAM_T));   
1a002004:	2238      	movs	r2, #56	; 0x38
1a002006:	2100      	movs	r1, #0
1a002008:	f000 fc67 	bl	1a0028da <memset>
   usb_param->usb_reg_base = LPC_USB_BASE;
1a00200c:	4b14      	ldr	r3, [pc, #80]	; (1a002060 <usbDeviceLpcInit+0x74>)
1a00200e:	602b      	str	r3, [r5, #0]
   usb_param->mem_base = USB_STACK_MEM_BASE;
1a002010:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
1a002014:	606b      	str	r3, [r5, #4]
   usb_param->mem_size = USB_STACK_MEM_SIZE;   
1a002016:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a00201a:	60ab      	str	r3, [r5, #8]
   usb_param->max_num_ep = max_num_ep;
1a00201c:	732f      	strb	r7, [r5, #12]
   desc->device_desc = (uint8_t *) USB_DeviceDescriptor;
1a00201e:	4b11      	ldr	r3, [pc, #68]	; (1a002064 <usbDeviceLpcInit+0x78>)
1a002020:	6023      	str	r3, [r4, #0]
   desc->string_desc = (uint8_t *) USB_StringDescriptor;
1a002022:	4b11      	ldr	r3, [pc, #68]	; (1a002068 <usbDeviceLpcInit+0x7c>)
1a002024:	6063      	str	r3, [r4, #4]
      desc->high_speed_desc = USB_HsConfigDescriptor;
1a002026:	4b11      	ldr	r3, [pc, #68]	; (1a00206c <usbDeviceLpcInit+0x80>)
1a002028:	60e3      	str	r3, [r4, #12]
      desc->full_speed_desc = USB_FsConfigDescriptor;
1a00202a:	4b11      	ldr	r3, [pc, #68]	; (1a002070 <usbDeviceLpcInit+0x84>)
1a00202c:	60a3      	str	r3, [r4, #8]
      desc->device_qualifier = (uint8_t *) USB_DeviceQualifier;
1a00202e:	4b11      	ldr	r3, [pc, #68]	; (1a002074 <usbDeviceLpcInit+0x88>)
1a002030:	6123      	str	r3, [r4, #16]
   ret = USBD_API->hw->Init(&g_hUsb, desc, usb_param);
1a002032:	6833      	ldr	r3, [r6, #0]
1a002034:	681b      	ldr	r3, [r3, #0]
1a002036:	685b      	ldr	r3, [r3, #4]
1a002038:	462a      	mov	r2, r5
1a00203a:	4621      	mov	r1, r4
1a00203c:	480e      	ldr	r0, [pc, #56]	; (1a002078 <usbDeviceLpcInit+0x8c>)
1a00203e:	4798      	blx	r3
   if (ret == LPC_OK) {      
1a002040:	4603      	mov	r3, r0
1a002042:	b930      	cbnz	r0, 1a002052 <usbDeviceLpcInit+0x66>
      pCtrl = (USB_CORE_CTRL_T *) g_hUsb; /* convert the handle to control structure */
1a002044:	4a0c      	ldr	r2, [pc, #48]	; (1a002078 <usbDeviceLpcInit+0x8c>)
1a002046:	6812      	ldr	r2, [r2, #0]
      g_Ep0BaseHdlr = pCtrl->ep_event_hdlr[0];/* retrieve the default EP0_OUT handler */
1a002048:	6d90      	ldr	r0, [r2, #88]	; 0x58
1a00204a:	490c      	ldr	r1, [pc, #48]	; (1a00207c <usbDeviceLpcInit+0x90>)
1a00204c:	6008      	str	r0, [r1, #0]
      pCtrl->ep_event_hdlr[0] = EP0_patch;/* set our patch routine as EP0_OUT handler */
1a00204e:	490c      	ldr	r1, [pc, #48]	; (1a002080 <usbDeviceLpcInit+0x94>)
1a002050:	6591      	str	r1, [r2, #88]	; 0x58
}
1a002052:	4618      	mov	r0, r3
1a002054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002056:	bf00      	nop
1a002058:	10400100 	.word	0x10400100
1a00205c:	10000174 	.word	0x10000174
1a002060:	40006000 	.word	0x40006000
1a002064:	1a002e44 	.word	0x1a002e44
1a002068:	1a002e64 	.word	0x1a002e64
1a00206c:	10000028 	.word	0x10000028
1a002070:	10000004 	.word	0x10000004
1a002074:	1a002e58 	.word	0x1a002e58
1a002078:	10000164 	.word	0x10000164
1a00207c:	1000015c 	.word	0x1000015c
1a002080:	1a001f7d 	.word	0x1a001f7d

1a002084 <USB0_IRQHandler>:
void USB_IRQHandler(void){
1a002084:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002086:	4b04      	ldr	r3, [pc, #16]	; (1a002098 <USB0_IRQHandler+0x14>)
1a002088:	681b      	ldr	r3, [r3, #0]
1a00208a:	681b      	ldr	r3, [r3, #0]
1a00208c:	68db      	ldr	r3, [r3, #12]
1a00208e:	4a03      	ldr	r2, [pc, #12]	; (1a00209c <USB0_IRQHandler+0x18>)
1a002090:	6810      	ldr	r0, [r2, #0]
1a002092:	4798      	blx	r3
}
1a002094:	bd08      	pop	{r3, pc}
1a002096:	bf00      	nop
1a002098:	10000174 	.word	0x10000174
1a00209c:	10000164 	.word	0x10000164

1a0020a0 <find_IntfDesc>:
   while (pD->bLength) {
1a0020a0:	e000      	b.n	1a0020a4 <find_IntfDesc+0x4>
      next_desc_adr = (uint32_t) pD + pD->bLength;
1a0020a2:	4418      	add	r0, r3
   while (pD->bLength) {
1a0020a4:	7803      	ldrb	r3, [r0, #0]
1a0020a6:	b133      	cbz	r3, 1a0020b6 <find_IntfDesc+0x16>
      if (pD->bDescriptorType == USB_INTERFACE_DESCRIPTOR_TYPE) {
1a0020a8:	7842      	ldrb	r2, [r0, #1]
1a0020aa:	2a04      	cmp	r2, #4
1a0020ac:	d1f9      	bne.n	1a0020a2 <find_IntfDesc+0x2>
         if (pIntfDesc->bInterfaceClass == intfClass) {
1a0020ae:	7942      	ldrb	r2, [r0, #5]
1a0020b0:	428a      	cmp	r2, r1
1a0020b2:	d1f6      	bne.n	1a0020a2 <find_IntfDesc+0x2>
1a0020b4:	e000      	b.n	1a0020b8 <find_IntfDesc+0x18>
1a0020b6:	2000      	movs	r0, #0
}
1a0020b8:	4770      	bx	lr
1a0020ba:	Address 0x1a0020ba is out of bounds.


1a0020bc <usbDeviceInit>:
bool_t usbDeviceInit( UsbSubClass_t subclass ){
1a0020bc:	b500      	push	{lr}
1a0020be:	b097      	sub	sp, #92	; 0x5c
   switch(subclass){
1a0020c0:	2805      	cmp	r0, #5
1a0020c2:	d85c      	bhi.n	1a00217e <usbDeviceInit+0xc2>
1a0020c4:	e8df f000 	tbb	[pc, r0]
1a0020c8:	37220a03 	.word	0x37220a03
1a0020cc:	563c      	.short	0x563c
         printf("USB_HID_MOUSE\r\n");
1a0020ce:	482e      	ldr	r0, [pc, #184]	; (1a002188 <usbDeviceInit+0xcc>)
1a0020d0:	f000 fd22 	bl	1a002b18 <puts>
   return FALSE;
1a0020d4:	2000      	movs	r0, #0
}
1a0020d6:	b017      	add	sp, #92	; 0x5c
1a0020d8:	f85d fb04 	ldr.w	pc, [sp], #4
         printf("USB_HID_KEYBOARD\r\n");
1a0020dc:	482b      	ldr	r0, [pc, #172]	; (1a00218c <usbDeviceInit+0xd0>)
1a0020de:	f000 fd1b 	bl	1a002b18 <puts>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a0020e2:	2302      	movs	r3, #2
1a0020e4:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a0020e8:	a905      	add	r1, sp, #20
1a0020ea:	4668      	mov	r0, sp
1a0020ec:	f7ff ff7e 	bl	1a001fec <usbDeviceLpcInit>
         ret = usbDeviceKeyboardInit(
1a0020f0:	ab07      	add	r3, sp, #28
1a0020f2:	aa06      	add	r2, sp, #24
1a0020f4:	4926      	ldr	r1, [pc, #152]	; (1a002190 <usbDeviceInit+0xd4>)
1a0020f6:	4827      	ldr	r0, [pc, #156]	; (1a002194 <usbDeviceInit+0xd8>)
1a0020f8:	6800      	ldr	r0, [r0, #0]
1a0020fa:	f7ff fef1 	bl	1a001ee0 <usbDeviceKeyboardInit>
         if (ret == LPC_OK) {
1a0020fe:	b108      	cbz	r0, 1a002104 <usbDeviceInit+0x48>
   return FALSE;
1a002100:	2000      	movs	r0, #0
1a002102:	e7e8      	b.n	1a0020d6 <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a002104:	f7ff ff5e 	bl	1a001fc4 <usbDeviceLpcInterruptInit>
            return TRUE;
1a002108:	2001      	movs	r0, #1
1a00210a:	e7e4      	b.n	1a0020d6 <usbDeviceInit+0x1a>
         usb_param.max_num_ep = 2; // Keyboard has 2 endpoints
1a00210c:	2302      	movs	r3, #2
1a00210e:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a002112:	a905      	add	r1, sp, #20
1a002114:	4668      	mov	r0, sp
1a002116:	f7ff ff69 	bl	1a001fec <usbDeviceLpcInit>
         ret = usbDeviceGamepadInit(
1a00211a:	ab07      	add	r3, sp, #28
1a00211c:	aa06      	add	r2, sp, #24
1a00211e:	491c      	ldr	r1, [pc, #112]	; (1a002190 <usbDeviceInit+0xd4>)
1a002120:	481c      	ldr	r0, [pc, #112]	; (1a002194 <usbDeviceInit+0xd8>)
1a002122:	6800      	ldr	r0, [r0, #0]
1a002124:	f7fe f9d4 	bl	1a0004d0 <usbDeviceGamepadInit>
         if (ret == LPC_OK) {
1a002128:	b108      	cbz	r0, 1a00212e <usbDeviceInit+0x72>
   return FALSE;
1a00212a:	2000      	movs	r0, #0
1a00212c:	e7d3      	b.n	1a0020d6 <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptInit();
1a00212e:	f7ff ff49 	bl	1a001fc4 <usbDeviceLpcInterruptInit>
            return TRUE;
1a002132:	2001      	movs	r0, #1
1a002134:	e7cf      	b.n	1a0020d6 <usbDeviceInit+0x1a>
         printf("USB_HID_GENERIC\r\n");
1a002136:	4818      	ldr	r0, [pc, #96]	; (1a002198 <usbDeviceInit+0xdc>)
1a002138:	f000 fcee 	bl	1a002b18 <puts>
   return FALSE;
1a00213c:	2000      	movs	r0, #0
      break;
1a00213e:	e7ca      	b.n	1a0020d6 <usbDeviceInit+0x1a>
         printf("USB_CDC_UART\r\n");
1a002140:	4816      	ldr	r0, [pc, #88]	; (1a00219c <usbDeviceInit+0xe0>)
1a002142:	f000 fce9 	bl	1a002b18 <puts>
         usb_param.max_num_ep = 4; // CDC Uart has 4 endpoints
1a002146:	2304      	movs	r3, #4
1a002148:	f88d 3020 	strb.w	r3, [sp, #32]
         ret = usbDeviceLpcInit(&desc, &usb_param);
1a00214c:	a905      	add	r1, sp, #20
1a00214e:	4668      	mov	r0, sp
1a002150:	f7ff ff4c 	bl	1a001fec <usbDeviceLpcInit>
         ret = cdcUartLpcInit(g_hUsb, &desc, &usb_param);
1a002154:	aa05      	add	r2, sp, #20
1a002156:	4669      	mov	r1, sp
1a002158:	4b0e      	ldr	r3, [pc, #56]	; (1a002194 <usbDeviceInit+0xd8>)
1a00215a:	6818      	ldr	r0, [r3, #0]
1a00215c:	f7ff fdf4 	bl	1a001d48 <cdcUartLpcInit>
         if (ret == LPC_OK) {
1a002160:	b108      	cbz	r0, 1a002166 <usbDeviceInit+0xaa>
   return FALSE;
1a002162:	2000      	movs	r0, #0
1a002164:	e7b7      	b.n	1a0020d6 <usbDeviceInit+0x1a>
            usbDeviceLpcInterruptPrioritySet(5); // FreeRTOS Requiere prioridad>=5
1a002166:	2005      	movs	r0, #5
1a002168:	f7ff ff24 	bl	1a001fb4 <usbDeviceLpcInterruptPrioritySet>
            usbDeviceLpcInterruptInit();      
1a00216c:	f7ff ff2a 	bl	1a001fc4 <usbDeviceLpcInterruptInit>
            return TRUE;   
1a002170:	2001      	movs	r0, #1
1a002172:	e7b0      	b.n	1a0020d6 <usbDeviceInit+0x1a>
         printf("USB_MSC_DRIVE\r\n");
1a002174:	480a      	ldr	r0, [pc, #40]	; (1a0021a0 <usbDeviceInit+0xe4>)
1a002176:	f000 fccf 	bl	1a002b18 <puts>
         return TRUE;
1a00217a:	2001      	movs	r0, #1
1a00217c:	e7ab      	b.n	1a0020d6 <usbDeviceInit+0x1a>
         printf("Error, you must use a valid USB device class\r\n");
1a00217e:	4809      	ldr	r0, [pc, #36]	; (1a0021a4 <usbDeviceInit+0xe8>)
1a002180:	f000 fcca 	bl	1a002b18 <puts>
         return TRUE;
1a002184:	2001      	movs	r0, #1
1a002186:	e7a6      	b.n	1a0020d6 <usbDeviceInit+0x1a>
1a002188:	1a0031ec 	.word	0x1a0031ec
1a00218c:	1a0031fc 	.word	0x1a0031fc
1a002190:	1000000d 	.word	0x1000000d
1a002194:	10000164 	.word	0x10000164
1a002198:	1a003210 	.word	0x1a003210
1a00219c:	1a003224 	.word	0x1a003224
1a0021a0:	1a003234 	.word	0x1a003234
1a0021a4:	1a003244 	.word	0x1a003244

1a0021a8 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0021a8:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0021aa:	f7fe fe61 	bl	1a000e70 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0021ae:	4b1a      	ldr	r3, [pc, #104]	; (1a002218 <boardInit+0x70>)
1a0021b0:	6818      	ldr	r0, [r3, #0]
1a0021b2:	f7ff fa85 	bl	1a0016c0 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a0021b6:	2001      	movs	r0, #1
1a0021b8:	2100      	movs	r1, #0
1a0021ba:	f7ff fc49 	bl	1a001a50 <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0021be:	2105      	movs	r1, #5
1a0021c0:	2000      	movs	r0, #0
1a0021c2:	f7ff faa5 	bl	1a001710 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0021c6:	2100      	movs	r1, #0
1a0021c8:	2024      	movs	r0, #36	; 0x24
1a0021ca:	f7ff faa1 	bl	1a001710 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0021ce:	2100      	movs	r1, #0
1a0021d0:	2025      	movs	r0, #37	; 0x25
1a0021d2:	f7ff fa9d 	bl	1a001710 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0021d6:	2100      	movs	r1, #0
1a0021d8:	2026      	movs	r0, #38	; 0x26
1a0021da:	f7ff fa99 	bl	1a001710 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a0021de:	2100      	movs	r1, #0
1a0021e0:	2027      	movs	r0, #39	; 0x27
1a0021e2:	f7ff fa95 	bl	1a001710 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a0021e6:	2101      	movs	r1, #1
1a0021e8:	2028      	movs	r0, #40	; 0x28
1a0021ea:	f7ff fa91 	bl	1a001710 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0021ee:	2101      	movs	r1, #1
1a0021f0:	2029      	movs	r0, #41	; 0x29
1a0021f2:	f7ff fa8d 	bl	1a001710 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0021f6:	2101      	movs	r1, #1
1a0021f8:	202a      	movs	r0, #42	; 0x2a
1a0021fa:	f7ff fa89 	bl	1a001710 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0021fe:	2101      	movs	r1, #1
1a002200:	202b      	movs	r0, #43	; 0x2b
1a002202:	f7ff fa85 	bl	1a001710 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a002206:	2101      	movs	r1, #1
1a002208:	202c      	movs	r0, #44	; 0x2c
1a00220a:	f7ff fa81 	bl	1a001710 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a00220e:	2101      	movs	r1, #1
1a002210:	202d      	movs	r0, #45	; 0x2d
1a002212:	f7ff fa7d 	bl	1a001710 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a002216:	bd08      	pop	{r3, pc}
1a002218:	10000170 	.word	0x10000170

1a00221c <__aeabi_uldivmod>:
1a00221c:	b953      	cbnz	r3, 1a002234 <__aeabi_uldivmod+0x18>
1a00221e:	b94a      	cbnz	r2, 1a002234 <__aeabi_uldivmod+0x18>
1a002220:	2900      	cmp	r1, #0
1a002222:	bf08      	it	eq
1a002224:	2800      	cmpeq	r0, #0
1a002226:	bf1c      	itt	ne
1a002228:	f04f 31ff 	movne.w	r1, #4294967295
1a00222c:	f04f 30ff 	movne.w	r0, #4294967295
1a002230:	f000 b974 	b.w	1a00251c <__aeabi_idiv0>
1a002234:	f1ad 0c08 	sub.w	ip, sp, #8
1a002238:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a00223c:	f000 f806 	bl	1a00224c <__udivmoddi4>
1a002240:	f8dd e004 	ldr.w	lr, [sp, #4]
1a002244:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002248:	b004      	add	sp, #16
1a00224a:	4770      	bx	lr

1a00224c <__udivmoddi4>:
1a00224c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002250:	9e08      	ldr	r6, [sp, #32]
1a002252:	4604      	mov	r4, r0
1a002254:	4688      	mov	r8, r1
1a002256:	2b00      	cmp	r3, #0
1a002258:	f040 8085 	bne.w	1a002366 <__udivmoddi4+0x11a>
1a00225c:	428a      	cmp	r2, r1
1a00225e:	4615      	mov	r5, r2
1a002260:	d948      	bls.n	1a0022f4 <__udivmoddi4+0xa8>
1a002262:	fab2 f282 	clz	r2, r2
1a002266:	b14a      	cbz	r2, 1a00227c <__udivmoddi4+0x30>
1a002268:	f1c2 0720 	rsb	r7, r2, #32
1a00226c:	fa01 f302 	lsl.w	r3, r1, r2
1a002270:	fa20 f707 	lsr.w	r7, r0, r7
1a002274:	4095      	lsls	r5, r2
1a002276:	ea47 0803 	orr.w	r8, r7, r3
1a00227a:	4094      	lsls	r4, r2
1a00227c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002280:	0c23      	lsrs	r3, r4, #16
1a002282:	fbb8 f7fe 	udiv	r7, r8, lr
1a002286:	fa1f fc85 	uxth.w	ip, r5
1a00228a:	fb0e 8817 	mls	r8, lr, r7, r8
1a00228e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a002292:	fb07 f10c 	mul.w	r1, r7, ip
1a002296:	4299      	cmp	r1, r3
1a002298:	d909      	bls.n	1a0022ae <__udivmoddi4+0x62>
1a00229a:	18eb      	adds	r3, r5, r3
1a00229c:	f107 30ff 	add.w	r0, r7, #4294967295
1a0022a0:	f080 80e3 	bcs.w	1a00246a <__udivmoddi4+0x21e>
1a0022a4:	4299      	cmp	r1, r3
1a0022a6:	f240 80e0 	bls.w	1a00246a <__udivmoddi4+0x21e>
1a0022aa:	3f02      	subs	r7, #2
1a0022ac:	442b      	add	r3, r5
1a0022ae:	1a5b      	subs	r3, r3, r1
1a0022b0:	b2a4      	uxth	r4, r4
1a0022b2:	fbb3 f0fe 	udiv	r0, r3, lr
1a0022b6:	fb0e 3310 	mls	r3, lr, r0, r3
1a0022ba:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0022be:	fb00 fc0c 	mul.w	ip, r0, ip
1a0022c2:	45a4      	cmp	ip, r4
1a0022c4:	d909      	bls.n	1a0022da <__udivmoddi4+0x8e>
1a0022c6:	192c      	adds	r4, r5, r4
1a0022c8:	f100 33ff 	add.w	r3, r0, #4294967295
1a0022cc:	f080 80cb 	bcs.w	1a002466 <__udivmoddi4+0x21a>
1a0022d0:	45a4      	cmp	ip, r4
1a0022d2:	f240 80c8 	bls.w	1a002466 <__udivmoddi4+0x21a>
1a0022d6:	3802      	subs	r0, #2
1a0022d8:	442c      	add	r4, r5
1a0022da:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a0022de:	eba4 040c 	sub.w	r4, r4, ip
1a0022e2:	2700      	movs	r7, #0
1a0022e4:	b11e      	cbz	r6, 1a0022ee <__udivmoddi4+0xa2>
1a0022e6:	40d4      	lsrs	r4, r2
1a0022e8:	2300      	movs	r3, #0
1a0022ea:	e9c6 4300 	strd	r4, r3, [r6]
1a0022ee:	4639      	mov	r1, r7
1a0022f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0022f4:	2a00      	cmp	r2, #0
1a0022f6:	d053      	beq.n	1a0023a0 <__udivmoddi4+0x154>
1a0022f8:	fab2 f282 	clz	r2, r2
1a0022fc:	2a00      	cmp	r2, #0
1a0022fe:	f040 80b6 	bne.w	1a00246e <__udivmoddi4+0x222>
1a002302:	1b49      	subs	r1, r1, r5
1a002304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002308:	fa1f f885 	uxth.w	r8, r5
1a00230c:	2701      	movs	r7, #1
1a00230e:	fbb1 fcfe 	udiv	ip, r1, lr
1a002312:	0c23      	lsrs	r3, r4, #16
1a002314:	fb0e 111c 	mls	r1, lr, ip, r1
1a002318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00231c:	fb08 f10c 	mul.w	r1, r8, ip
1a002320:	4299      	cmp	r1, r3
1a002322:	d907      	bls.n	1a002334 <__udivmoddi4+0xe8>
1a002324:	18eb      	adds	r3, r5, r3
1a002326:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00232a:	d202      	bcs.n	1a002332 <__udivmoddi4+0xe6>
1a00232c:	4299      	cmp	r1, r3
1a00232e:	f200 80ec 	bhi.w	1a00250a <__udivmoddi4+0x2be>
1a002332:	4684      	mov	ip, r0
1a002334:	1a59      	subs	r1, r3, r1
1a002336:	b2a3      	uxth	r3, r4
1a002338:	fbb1 f0fe 	udiv	r0, r1, lr
1a00233c:	fb0e 1410 	mls	r4, lr, r0, r1
1a002340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a002344:	fb08 f800 	mul.w	r8, r8, r0
1a002348:	45a0      	cmp	r8, r4
1a00234a:	d907      	bls.n	1a00235c <__udivmoddi4+0x110>
1a00234c:	192c      	adds	r4, r5, r4
1a00234e:	f100 33ff 	add.w	r3, r0, #4294967295
1a002352:	d202      	bcs.n	1a00235a <__udivmoddi4+0x10e>
1a002354:	45a0      	cmp	r8, r4
1a002356:	f200 80dc 	bhi.w	1a002512 <__udivmoddi4+0x2c6>
1a00235a:	4618      	mov	r0, r3
1a00235c:	eba4 0408 	sub.w	r4, r4, r8
1a002360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a002364:	e7be      	b.n	1a0022e4 <__udivmoddi4+0x98>
1a002366:	428b      	cmp	r3, r1
1a002368:	d908      	bls.n	1a00237c <__udivmoddi4+0x130>
1a00236a:	2e00      	cmp	r6, #0
1a00236c:	d078      	beq.n	1a002460 <__udivmoddi4+0x214>
1a00236e:	2700      	movs	r7, #0
1a002370:	e9c6 0100 	strd	r0, r1, [r6]
1a002374:	4638      	mov	r0, r7
1a002376:	4639      	mov	r1, r7
1a002378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00237c:	fab3 f783 	clz	r7, r3
1a002380:	b97f      	cbnz	r7, 1a0023a2 <__udivmoddi4+0x156>
1a002382:	428b      	cmp	r3, r1
1a002384:	d302      	bcc.n	1a00238c <__udivmoddi4+0x140>
1a002386:	4282      	cmp	r2, r0
1a002388:	f200 80bd 	bhi.w	1a002506 <__udivmoddi4+0x2ba>
1a00238c:	1a84      	subs	r4, r0, r2
1a00238e:	eb61 0303 	sbc.w	r3, r1, r3
1a002392:	2001      	movs	r0, #1
1a002394:	4698      	mov	r8, r3
1a002396:	2e00      	cmp	r6, #0
1a002398:	d0a9      	beq.n	1a0022ee <__udivmoddi4+0xa2>
1a00239a:	e9c6 4800 	strd	r4, r8, [r6]
1a00239e:	e7a6      	b.n	1a0022ee <__udivmoddi4+0xa2>
1a0023a0:	deff      	udf	#255	; 0xff
1a0023a2:	f1c7 0520 	rsb	r5, r7, #32
1a0023a6:	40bb      	lsls	r3, r7
1a0023a8:	fa22 fc05 	lsr.w	ip, r2, r5
1a0023ac:	ea4c 0c03 	orr.w	ip, ip, r3
1a0023b0:	fa01 f407 	lsl.w	r4, r1, r7
1a0023b4:	fa20 f805 	lsr.w	r8, r0, r5
1a0023b8:	fa21 f305 	lsr.w	r3, r1, r5
1a0023bc:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a0023c0:	ea48 0404 	orr.w	r4, r8, r4
1a0023c4:	fbb3 f9fe 	udiv	r9, r3, lr
1a0023c8:	0c21      	lsrs	r1, r4, #16
1a0023ca:	fb0e 3319 	mls	r3, lr, r9, r3
1a0023ce:	fa1f f88c 	uxth.w	r8, ip
1a0023d2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a0023d6:	fb09 fa08 	mul.w	sl, r9, r8
1a0023da:	459a      	cmp	sl, r3
1a0023dc:	fa02 f207 	lsl.w	r2, r2, r7
1a0023e0:	fa00 f107 	lsl.w	r1, r0, r7
1a0023e4:	d90b      	bls.n	1a0023fe <__udivmoddi4+0x1b2>
1a0023e6:	eb1c 0303 	adds.w	r3, ip, r3
1a0023ea:	f109 30ff 	add.w	r0, r9, #4294967295
1a0023ee:	f080 8088 	bcs.w	1a002502 <__udivmoddi4+0x2b6>
1a0023f2:	459a      	cmp	sl, r3
1a0023f4:	f240 8085 	bls.w	1a002502 <__udivmoddi4+0x2b6>
1a0023f8:	f1a9 0902 	sub.w	r9, r9, #2
1a0023fc:	4463      	add	r3, ip
1a0023fe:	eba3 030a 	sub.w	r3, r3, sl
1a002402:	b2a4      	uxth	r4, r4
1a002404:	fbb3 f0fe 	udiv	r0, r3, lr
1a002408:	fb0e 3310 	mls	r3, lr, r0, r3
1a00240c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a002410:	fb00 f808 	mul.w	r8, r0, r8
1a002414:	45a0      	cmp	r8, r4
1a002416:	d908      	bls.n	1a00242a <__udivmoddi4+0x1de>
1a002418:	eb1c 0404 	adds.w	r4, ip, r4
1a00241c:	f100 33ff 	add.w	r3, r0, #4294967295
1a002420:	d26b      	bcs.n	1a0024fa <__udivmoddi4+0x2ae>
1a002422:	45a0      	cmp	r8, r4
1a002424:	d969      	bls.n	1a0024fa <__udivmoddi4+0x2ae>
1a002426:	3802      	subs	r0, #2
1a002428:	4464      	add	r4, ip
1a00242a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00242e:	eba4 0408 	sub.w	r4, r4, r8
1a002432:	fba0 8902 	umull	r8, r9, r0, r2
1a002436:	454c      	cmp	r4, r9
1a002438:	46c6      	mov	lr, r8
1a00243a:	464b      	mov	r3, r9
1a00243c:	d354      	bcc.n	1a0024e8 <__udivmoddi4+0x29c>
1a00243e:	d051      	beq.n	1a0024e4 <__udivmoddi4+0x298>
1a002440:	2e00      	cmp	r6, #0
1a002442:	d069      	beq.n	1a002518 <__udivmoddi4+0x2cc>
1a002444:	ebb1 020e 	subs.w	r2, r1, lr
1a002448:	eb64 0403 	sbc.w	r4, r4, r3
1a00244c:	fa04 f505 	lsl.w	r5, r4, r5
1a002450:	fa22 f307 	lsr.w	r3, r2, r7
1a002454:	40fc      	lsrs	r4, r7
1a002456:	431d      	orrs	r5, r3
1a002458:	e9c6 5400 	strd	r5, r4, [r6]
1a00245c:	2700      	movs	r7, #0
1a00245e:	e746      	b.n	1a0022ee <__udivmoddi4+0xa2>
1a002460:	4637      	mov	r7, r6
1a002462:	4630      	mov	r0, r6
1a002464:	e743      	b.n	1a0022ee <__udivmoddi4+0xa2>
1a002466:	4618      	mov	r0, r3
1a002468:	e737      	b.n	1a0022da <__udivmoddi4+0x8e>
1a00246a:	4607      	mov	r7, r0
1a00246c:	e71f      	b.n	1a0022ae <__udivmoddi4+0x62>
1a00246e:	f1c2 0320 	rsb	r3, r2, #32
1a002472:	fa20 f703 	lsr.w	r7, r0, r3
1a002476:	4095      	lsls	r5, r2
1a002478:	fa01 f002 	lsl.w	r0, r1, r2
1a00247c:	fa21 f303 	lsr.w	r3, r1, r3
1a002480:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a002484:	4338      	orrs	r0, r7
1a002486:	0c01      	lsrs	r1, r0, #16
1a002488:	fbb3 f7fe 	udiv	r7, r3, lr
1a00248c:	fa1f f885 	uxth.w	r8, r5
1a002490:	fb0e 3317 	mls	r3, lr, r7, r3
1a002494:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002498:	fb07 f308 	mul.w	r3, r7, r8
1a00249c:	428b      	cmp	r3, r1
1a00249e:	fa04 f402 	lsl.w	r4, r4, r2
1a0024a2:	d907      	bls.n	1a0024b4 <__udivmoddi4+0x268>
1a0024a4:	1869      	adds	r1, r5, r1
1a0024a6:	f107 3cff 	add.w	ip, r7, #4294967295
1a0024aa:	d228      	bcs.n	1a0024fe <__udivmoddi4+0x2b2>
1a0024ac:	428b      	cmp	r3, r1
1a0024ae:	d926      	bls.n	1a0024fe <__udivmoddi4+0x2b2>
1a0024b0:	3f02      	subs	r7, #2
1a0024b2:	4429      	add	r1, r5
1a0024b4:	1acb      	subs	r3, r1, r3
1a0024b6:	b281      	uxth	r1, r0
1a0024b8:	fbb3 f0fe 	udiv	r0, r3, lr
1a0024bc:	fb0e 3310 	mls	r3, lr, r0, r3
1a0024c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0024c4:	fb00 f308 	mul.w	r3, r0, r8
1a0024c8:	428b      	cmp	r3, r1
1a0024ca:	d907      	bls.n	1a0024dc <__udivmoddi4+0x290>
1a0024cc:	1869      	adds	r1, r5, r1
1a0024ce:	f100 3cff 	add.w	ip, r0, #4294967295
1a0024d2:	d210      	bcs.n	1a0024f6 <__udivmoddi4+0x2aa>
1a0024d4:	428b      	cmp	r3, r1
1a0024d6:	d90e      	bls.n	1a0024f6 <__udivmoddi4+0x2aa>
1a0024d8:	3802      	subs	r0, #2
1a0024da:	4429      	add	r1, r5
1a0024dc:	1ac9      	subs	r1, r1, r3
1a0024de:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a0024e2:	e714      	b.n	1a00230e <__udivmoddi4+0xc2>
1a0024e4:	4541      	cmp	r1, r8
1a0024e6:	d2ab      	bcs.n	1a002440 <__udivmoddi4+0x1f4>
1a0024e8:	ebb8 0e02 	subs.w	lr, r8, r2
1a0024ec:	eb69 020c 	sbc.w	r2, r9, ip
1a0024f0:	3801      	subs	r0, #1
1a0024f2:	4613      	mov	r3, r2
1a0024f4:	e7a4      	b.n	1a002440 <__udivmoddi4+0x1f4>
1a0024f6:	4660      	mov	r0, ip
1a0024f8:	e7f0      	b.n	1a0024dc <__udivmoddi4+0x290>
1a0024fa:	4618      	mov	r0, r3
1a0024fc:	e795      	b.n	1a00242a <__udivmoddi4+0x1de>
1a0024fe:	4667      	mov	r7, ip
1a002500:	e7d8      	b.n	1a0024b4 <__udivmoddi4+0x268>
1a002502:	4681      	mov	r9, r0
1a002504:	e77b      	b.n	1a0023fe <__udivmoddi4+0x1b2>
1a002506:	4638      	mov	r0, r7
1a002508:	e745      	b.n	1a002396 <__udivmoddi4+0x14a>
1a00250a:	f1ac 0c02 	sub.w	ip, ip, #2
1a00250e:	442b      	add	r3, r5
1a002510:	e710      	b.n	1a002334 <__udivmoddi4+0xe8>
1a002512:	3802      	subs	r0, #2
1a002514:	442c      	add	r4, r5
1a002516:	e721      	b.n	1a00235c <__udivmoddi4+0x110>
1a002518:	4637      	mov	r7, r6
1a00251a:	e6e8      	b.n	1a0022ee <__udivmoddi4+0xa2>

1a00251c <__aeabi_idiv0>:
1a00251c:	4770      	bx	lr
1a00251e:	bf00      	nop

1a002520 <__sflush_r>:
1a002520:	898a      	ldrh	r2, [r1, #12]
1a002522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002526:	4605      	mov	r5, r0
1a002528:	0710      	lsls	r0, r2, #28
1a00252a:	460c      	mov	r4, r1
1a00252c:	d458      	bmi.n	1a0025e0 <__sflush_r+0xc0>
1a00252e:	684b      	ldr	r3, [r1, #4]
1a002530:	2b00      	cmp	r3, #0
1a002532:	dc05      	bgt.n	1a002540 <__sflush_r+0x20>
1a002534:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a002536:	2b00      	cmp	r3, #0
1a002538:	dc02      	bgt.n	1a002540 <__sflush_r+0x20>
1a00253a:	2000      	movs	r0, #0
1a00253c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002540:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a002542:	2e00      	cmp	r6, #0
1a002544:	d0f9      	beq.n	1a00253a <__sflush_r+0x1a>
1a002546:	2300      	movs	r3, #0
1a002548:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a00254c:	682f      	ldr	r7, [r5, #0]
1a00254e:	602b      	str	r3, [r5, #0]
1a002550:	d032      	beq.n	1a0025b8 <__sflush_r+0x98>
1a002552:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a002554:	89a3      	ldrh	r3, [r4, #12]
1a002556:	075a      	lsls	r2, r3, #29
1a002558:	d505      	bpl.n	1a002566 <__sflush_r+0x46>
1a00255a:	6863      	ldr	r3, [r4, #4]
1a00255c:	1ac0      	subs	r0, r0, r3
1a00255e:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a002560:	b10b      	cbz	r3, 1a002566 <__sflush_r+0x46>
1a002562:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002564:	1ac0      	subs	r0, r0, r3
1a002566:	2300      	movs	r3, #0
1a002568:	4602      	mov	r2, r0
1a00256a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00256c:	6a21      	ldr	r1, [r4, #32]
1a00256e:	4628      	mov	r0, r5
1a002570:	47b0      	blx	r6
1a002572:	1c43      	adds	r3, r0, #1
1a002574:	89a3      	ldrh	r3, [r4, #12]
1a002576:	d106      	bne.n	1a002586 <__sflush_r+0x66>
1a002578:	6829      	ldr	r1, [r5, #0]
1a00257a:	291d      	cmp	r1, #29
1a00257c:	d849      	bhi.n	1a002612 <__sflush_r+0xf2>
1a00257e:	4a2a      	ldr	r2, [pc, #168]	; (1a002628 <__sflush_r+0x108>)
1a002580:	40ca      	lsrs	r2, r1
1a002582:	07d6      	lsls	r6, r2, #31
1a002584:	d545      	bpl.n	1a002612 <__sflush_r+0xf2>
1a002586:	2200      	movs	r2, #0
1a002588:	6062      	str	r2, [r4, #4]
1a00258a:	04d9      	lsls	r1, r3, #19
1a00258c:	6922      	ldr	r2, [r4, #16]
1a00258e:	6022      	str	r2, [r4, #0]
1a002590:	d504      	bpl.n	1a00259c <__sflush_r+0x7c>
1a002592:	1c42      	adds	r2, r0, #1
1a002594:	d101      	bne.n	1a00259a <__sflush_r+0x7a>
1a002596:	682b      	ldr	r3, [r5, #0]
1a002598:	b903      	cbnz	r3, 1a00259c <__sflush_r+0x7c>
1a00259a:	6560      	str	r0, [r4, #84]	; 0x54
1a00259c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00259e:	602f      	str	r7, [r5, #0]
1a0025a0:	2900      	cmp	r1, #0
1a0025a2:	d0ca      	beq.n	1a00253a <__sflush_r+0x1a>
1a0025a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0025a8:	4299      	cmp	r1, r3
1a0025aa:	d002      	beq.n	1a0025b2 <__sflush_r+0x92>
1a0025ac:	4628      	mov	r0, r5
1a0025ae:	f000 f99d 	bl	1a0028ec <_free_r>
1a0025b2:	2000      	movs	r0, #0
1a0025b4:	6360      	str	r0, [r4, #52]	; 0x34
1a0025b6:	e7c1      	b.n	1a00253c <__sflush_r+0x1c>
1a0025b8:	6a21      	ldr	r1, [r4, #32]
1a0025ba:	2301      	movs	r3, #1
1a0025bc:	4628      	mov	r0, r5
1a0025be:	47b0      	blx	r6
1a0025c0:	1c41      	adds	r1, r0, #1
1a0025c2:	d1c7      	bne.n	1a002554 <__sflush_r+0x34>
1a0025c4:	682b      	ldr	r3, [r5, #0]
1a0025c6:	2b00      	cmp	r3, #0
1a0025c8:	d0c4      	beq.n	1a002554 <__sflush_r+0x34>
1a0025ca:	2b1d      	cmp	r3, #29
1a0025cc:	d001      	beq.n	1a0025d2 <__sflush_r+0xb2>
1a0025ce:	2b16      	cmp	r3, #22
1a0025d0:	d101      	bne.n	1a0025d6 <__sflush_r+0xb6>
1a0025d2:	602f      	str	r7, [r5, #0]
1a0025d4:	e7b1      	b.n	1a00253a <__sflush_r+0x1a>
1a0025d6:	89a3      	ldrh	r3, [r4, #12]
1a0025d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0025dc:	81a3      	strh	r3, [r4, #12]
1a0025de:	e7ad      	b.n	1a00253c <__sflush_r+0x1c>
1a0025e0:	690f      	ldr	r7, [r1, #16]
1a0025e2:	2f00      	cmp	r7, #0
1a0025e4:	d0a9      	beq.n	1a00253a <__sflush_r+0x1a>
1a0025e6:	0793      	lsls	r3, r2, #30
1a0025e8:	680e      	ldr	r6, [r1, #0]
1a0025ea:	bf08      	it	eq
1a0025ec:	694b      	ldreq	r3, [r1, #20]
1a0025ee:	600f      	str	r7, [r1, #0]
1a0025f0:	bf18      	it	ne
1a0025f2:	2300      	movne	r3, #0
1a0025f4:	eba6 0807 	sub.w	r8, r6, r7
1a0025f8:	608b      	str	r3, [r1, #8]
1a0025fa:	f1b8 0f00 	cmp.w	r8, #0
1a0025fe:	dd9c      	ble.n	1a00253a <__sflush_r+0x1a>
1a002600:	4643      	mov	r3, r8
1a002602:	463a      	mov	r2, r7
1a002604:	6a21      	ldr	r1, [r4, #32]
1a002606:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a002608:	4628      	mov	r0, r5
1a00260a:	47b0      	blx	r6
1a00260c:	2800      	cmp	r0, #0
1a00260e:	dc06      	bgt.n	1a00261e <__sflush_r+0xfe>
1a002610:	89a3      	ldrh	r3, [r4, #12]
1a002612:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002616:	81a3      	strh	r3, [r4, #12]
1a002618:	f04f 30ff 	mov.w	r0, #4294967295
1a00261c:	e78e      	b.n	1a00253c <__sflush_r+0x1c>
1a00261e:	4407      	add	r7, r0
1a002620:	eba8 0800 	sub.w	r8, r8, r0
1a002624:	e7e9      	b.n	1a0025fa <__sflush_r+0xda>
1a002626:	bf00      	nop
1a002628:	20400001 	.word	0x20400001

1a00262c <_fflush_r>:
1a00262c:	b538      	push	{r3, r4, r5, lr}
1a00262e:	690b      	ldr	r3, [r1, #16]
1a002630:	4605      	mov	r5, r0
1a002632:	460c      	mov	r4, r1
1a002634:	b913      	cbnz	r3, 1a00263c <_fflush_r+0x10>
1a002636:	2500      	movs	r5, #0
1a002638:	4628      	mov	r0, r5
1a00263a:	bd38      	pop	{r3, r4, r5, pc}
1a00263c:	b118      	cbz	r0, 1a002646 <_fflush_r+0x1a>
1a00263e:	6983      	ldr	r3, [r0, #24]
1a002640:	b90b      	cbnz	r3, 1a002646 <_fflush_r+0x1a>
1a002642:	f000 f887 	bl	1a002754 <__sinit>
1a002646:	4b14      	ldr	r3, [pc, #80]	; (1a002698 <_fflush_r+0x6c>)
1a002648:	429c      	cmp	r4, r3
1a00264a:	d11b      	bne.n	1a002684 <_fflush_r+0x58>
1a00264c:	686c      	ldr	r4, [r5, #4]
1a00264e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002652:	2b00      	cmp	r3, #0
1a002654:	d0ef      	beq.n	1a002636 <_fflush_r+0xa>
1a002656:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a002658:	07d0      	lsls	r0, r2, #31
1a00265a:	d404      	bmi.n	1a002666 <_fflush_r+0x3a>
1a00265c:	0599      	lsls	r1, r3, #22
1a00265e:	d402      	bmi.n	1a002666 <_fflush_r+0x3a>
1a002660:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002662:	f000 f938 	bl	1a0028d6 <__retarget_lock_acquire_recursive>
1a002666:	4628      	mov	r0, r5
1a002668:	4621      	mov	r1, r4
1a00266a:	f7ff ff59 	bl	1a002520 <__sflush_r>
1a00266e:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002670:	07da      	lsls	r2, r3, #31
1a002672:	4605      	mov	r5, r0
1a002674:	d4e0      	bmi.n	1a002638 <_fflush_r+0xc>
1a002676:	89a3      	ldrh	r3, [r4, #12]
1a002678:	059b      	lsls	r3, r3, #22
1a00267a:	d4dd      	bmi.n	1a002638 <_fflush_r+0xc>
1a00267c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a00267e:	f000 f92b 	bl	1a0028d8 <__retarget_lock_release_recursive>
1a002682:	e7d9      	b.n	1a002638 <_fflush_r+0xc>
1a002684:	4b05      	ldr	r3, [pc, #20]	; (1a00269c <_fflush_r+0x70>)
1a002686:	429c      	cmp	r4, r3
1a002688:	d101      	bne.n	1a00268e <_fflush_r+0x62>
1a00268a:	68ac      	ldr	r4, [r5, #8]
1a00268c:	e7df      	b.n	1a00264e <_fflush_r+0x22>
1a00268e:	4b04      	ldr	r3, [pc, #16]	; (1a0026a0 <_fflush_r+0x74>)
1a002690:	429c      	cmp	r4, r3
1a002692:	bf08      	it	eq
1a002694:	68ec      	ldreq	r4, [r5, #12]
1a002696:	e7da      	b.n	1a00264e <_fflush_r+0x22>
1a002698:	1a003294 	.word	0x1a003294
1a00269c:	1a0032b4 	.word	0x1a0032b4
1a0026a0:	1a003274 	.word	0x1a003274

1a0026a4 <std>:
1a0026a4:	2300      	movs	r3, #0
1a0026a6:	b510      	push	{r4, lr}
1a0026a8:	4604      	mov	r4, r0
1a0026aa:	e9c0 3300 	strd	r3, r3, [r0]
1a0026ae:	6083      	str	r3, [r0, #8]
1a0026b0:	8181      	strh	r1, [r0, #12]
1a0026b2:	6643      	str	r3, [r0, #100]	; 0x64
1a0026b4:	81c2      	strh	r2, [r0, #14]
1a0026b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a0026ba:	6183      	str	r3, [r0, #24]
1a0026bc:	4619      	mov	r1, r3
1a0026be:	2208      	movs	r2, #8
1a0026c0:	305c      	adds	r0, #92	; 0x5c
1a0026c2:	f000 f90a 	bl	1a0028da <memset>
1a0026c6:	4b05      	ldr	r3, [pc, #20]	; (1a0026dc <std+0x38>)
1a0026c8:	6263      	str	r3, [r4, #36]	; 0x24
1a0026ca:	4b05      	ldr	r3, [pc, #20]	; (1a0026e0 <std+0x3c>)
1a0026cc:	62a3      	str	r3, [r4, #40]	; 0x28
1a0026ce:	4b05      	ldr	r3, [pc, #20]	; (1a0026e4 <std+0x40>)
1a0026d0:	62e3      	str	r3, [r4, #44]	; 0x2c
1a0026d2:	4b05      	ldr	r3, [pc, #20]	; (1a0026e8 <std+0x44>)
1a0026d4:	6224      	str	r4, [r4, #32]
1a0026d6:	6323      	str	r3, [r4, #48]	; 0x30
1a0026d8:	bd10      	pop	{r4, pc}
1a0026da:	bf00      	nop
1a0026dc:	1a002b29 	.word	0x1a002b29
1a0026e0:	1a002b4b 	.word	0x1a002b4b
1a0026e4:	1a002b83 	.word	0x1a002b83
1a0026e8:	1a002ba7 	.word	0x1a002ba7

1a0026ec <_cleanup_r>:
1a0026ec:	4901      	ldr	r1, [pc, #4]	; (1a0026f4 <_cleanup_r+0x8>)
1a0026ee:	f000 b8af 	b.w	1a002850 <_fwalk_reent>
1a0026f2:	bf00      	nop
1a0026f4:	1a00262d 	.word	0x1a00262d

1a0026f8 <__sfmoreglue>:
1a0026f8:	b570      	push	{r4, r5, r6, lr}
1a0026fa:	1e4a      	subs	r2, r1, #1
1a0026fc:	2568      	movs	r5, #104	; 0x68
1a0026fe:	4355      	muls	r5, r2
1a002700:	460e      	mov	r6, r1
1a002702:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a002706:	f000 f93f 	bl	1a002988 <_malloc_r>
1a00270a:	4604      	mov	r4, r0
1a00270c:	b140      	cbz	r0, 1a002720 <__sfmoreglue+0x28>
1a00270e:	2100      	movs	r1, #0
1a002710:	e9c0 1600 	strd	r1, r6, [r0]
1a002714:	300c      	adds	r0, #12
1a002716:	60a0      	str	r0, [r4, #8]
1a002718:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a00271c:	f000 f8dd 	bl	1a0028da <memset>
1a002720:	4620      	mov	r0, r4
1a002722:	bd70      	pop	{r4, r5, r6, pc}

1a002724 <__sfp_lock_acquire>:
1a002724:	4801      	ldr	r0, [pc, #4]	; (1a00272c <__sfp_lock_acquire+0x8>)
1a002726:	f000 b8d6 	b.w	1a0028d6 <__retarget_lock_acquire_recursive>
1a00272a:	bf00      	nop
1a00272c:	10000180 	.word	0x10000180

1a002730 <__sfp_lock_release>:
1a002730:	4801      	ldr	r0, [pc, #4]	; (1a002738 <__sfp_lock_release+0x8>)
1a002732:	f000 b8d1 	b.w	1a0028d8 <__retarget_lock_release_recursive>
1a002736:	bf00      	nop
1a002738:	10000180 	.word	0x10000180

1a00273c <__sinit_lock_acquire>:
1a00273c:	4801      	ldr	r0, [pc, #4]	; (1a002744 <__sinit_lock_acquire+0x8>)
1a00273e:	f000 b8ca 	b.w	1a0028d6 <__retarget_lock_acquire_recursive>
1a002742:	bf00      	nop
1a002744:	1000017b 	.word	0x1000017b

1a002748 <__sinit_lock_release>:
1a002748:	4801      	ldr	r0, [pc, #4]	; (1a002750 <__sinit_lock_release+0x8>)
1a00274a:	f000 b8c5 	b.w	1a0028d8 <__retarget_lock_release_recursive>
1a00274e:	bf00      	nop
1a002750:	1000017b 	.word	0x1000017b

1a002754 <__sinit>:
1a002754:	b510      	push	{r4, lr}
1a002756:	4604      	mov	r4, r0
1a002758:	f7ff fff0 	bl	1a00273c <__sinit_lock_acquire>
1a00275c:	69a3      	ldr	r3, [r4, #24]
1a00275e:	b11b      	cbz	r3, 1a002768 <__sinit+0x14>
1a002760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a002764:	f7ff bff0 	b.w	1a002748 <__sinit_lock_release>
1a002768:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a00276c:	6523      	str	r3, [r4, #80]	; 0x50
1a00276e:	4b13      	ldr	r3, [pc, #76]	; (1a0027bc <__sinit+0x68>)
1a002770:	4a13      	ldr	r2, [pc, #76]	; (1a0027c0 <__sinit+0x6c>)
1a002772:	681b      	ldr	r3, [r3, #0]
1a002774:	62a2      	str	r2, [r4, #40]	; 0x28
1a002776:	42a3      	cmp	r3, r4
1a002778:	bf04      	itt	eq
1a00277a:	2301      	moveq	r3, #1
1a00277c:	61a3      	streq	r3, [r4, #24]
1a00277e:	4620      	mov	r0, r4
1a002780:	f000 f820 	bl	1a0027c4 <__sfp>
1a002784:	6060      	str	r0, [r4, #4]
1a002786:	4620      	mov	r0, r4
1a002788:	f000 f81c 	bl	1a0027c4 <__sfp>
1a00278c:	60a0      	str	r0, [r4, #8]
1a00278e:	4620      	mov	r0, r4
1a002790:	f000 f818 	bl	1a0027c4 <__sfp>
1a002794:	2200      	movs	r2, #0
1a002796:	60e0      	str	r0, [r4, #12]
1a002798:	2104      	movs	r1, #4
1a00279a:	6860      	ldr	r0, [r4, #4]
1a00279c:	f7ff ff82 	bl	1a0026a4 <std>
1a0027a0:	2201      	movs	r2, #1
1a0027a2:	2109      	movs	r1, #9
1a0027a4:	68a0      	ldr	r0, [r4, #8]
1a0027a6:	f7ff ff7d 	bl	1a0026a4 <std>
1a0027aa:	2202      	movs	r2, #2
1a0027ac:	2112      	movs	r1, #18
1a0027ae:	68e0      	ldr	r0, [r4, #12]
1a0027b0:	f7ff ff78 	bl	1a0026a4 <std>
1a0027b4:	2301      	movs	r3, #1
1a0027b6:	61a3      	str	r3, [r4, #24]
1a0027b8:	e7d2      	b.n	1a002760 <__sinit+0xc>
1a0027ba:	bf00      	nop
1a0027bc:	1a0032d4 	.word	0x1a0032d4
1a0027c0:	1a0026ed 	.word	0x1a0026ed

1a0027c4 <__sfp>:
1a0027c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0027c6:	4607      	mov	r7, r0
1a0027c8:	f7ff ffac 	bl	1a002724 <__sfp_lock_acquire>
1a0027cc:	4b1e      	ldr	r3, [pc, #120]	; (1a002848 <__sfp+0x84>)
1a0027ce:	681e      	ldr	r6, [r3, #0]
1a0027d0:	69b3      	ldr	r3, [r6, #24]
1a0027d2:	b913      	cbnz	r3, 1a0027da <__sfp+0x16>
1a0027d4:	4630      	mov	r0, r6
1a0027d6:	f7ff ffbd 	bl	1a002754 <__sinit>
1a0027da:	3648      	adds	r6, #72	; 0x48
1a0027dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a0027e0:	3b01      	subs	r3, #1
1a0027e2:	d503      	bpl.n	1a0027ec <__sfp+0x28>
1a0027e4:	6833      	ldr	r3, [r6, #0]
1a0027e6:	b30b      	cbz	r3, 1a00282c <__sfp+0x68>
1a0027e8:	6836      	ldr	r6, [r6, #0]
1a0027ea:	e7f7      	b.n	1a0027dc <__sfp+0x18>
1a0027ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a0027f0:	b9d5      	cbnz	r5, 1a002828 <__sfp+0x64>
1a0027f2:	4b16      	ldr	r3, [pc, #88]	; (1a00284c <__sfp+0x88>)
1a0027f4:	60e3      	str	r3, [r4, #12]
1a0027f6:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a0027fa:	6665      	str	r5, [r4, #100]	; 0x64
1a0027fc:	f000 f86a 	bl	1a0028d4 <__retarget_lock_init_recursive>
1a002800:	f7ff ff96 	bl	1a002730 <__sfp_lock_release>
1a002804:	6025      	str	r5, [r4, #0]
1a002806:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a00280a:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00280e:	61a5      	str	r5, [r4, #24]
1a002810:	2208      	movs	r2, #8
1a002812:	4629      	mov	r1, r5
1a002814:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a002818:	f000 f85f 	bl	1a0028da <memset>
1a00281c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a002820:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a002824:	4620      	mov	r0, r4
1a002826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002828:	3468      	adds	r4, #104	; 0x68
1a00282a:	e7d9      	b.n	1a0027e0 <__sfp+0x1c>
1a00282c:	2104      	movs	r1, #4
1a00282e:	4638      	mov	r0, r7
1a002830:	f7ff ff62 	bl	1a0026f8 <__sfmoreglue>
1a002834:	4604      	mov	r4, r0
1a002836:	6030      	str	r0, [r6, #0]
1a002838:	2800      	cmp	r0, #0
1a00283a:	d1d5      	bne.n	1a0027e8 <__sfp+0x24>
1a00283c:	f7ff ff78 	bl	1a002730 <__sfp_lock_release>
1a002840:	230c      	movs	r3, #12
1a002842:	603b      	str	r3, [r7, #0]
1a002844:	e7ee      	b.n	1a002824 <__sfp+0x60>
1a002846:	bf00      	nop
1a002848:	1a0032d4 	.word	0x1a0032d4
1a00284c:	ffff0001 	.word	0xffff0001

1a002850 <_fwalk_reent>:
1a002850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002854:	4680      	mov	r8, r0
1a002856:	4689      	mov	r9, r1
1a002858:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a00285c:	2600      	movs	r6, #0
1a00285e:	b914      	cbnz	r4, 1a002866 <_fwalk_reent+0x16>
1a002860:	4630      	mov	r0, r6
1a002862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a002866:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a00286a:	3f01      	subs	r7, #1
1a00286c:	d501      	bpl.n	1a002872 <_fwalk_reent+0x22>
1a00286e:	6824      	ldr	r4, [r4, #0]
1a002870:	e7f5      	b.n	1a00285e <_fwalk_reent+0xe>
1a002872:	89ab      	ldrh	r3, [r5, #12]
1a002874:	2b01      	cmp	r3, #1
1a002876:	d907      	bls.n	1a002888 <_fwalk_reent+0x38>
1a002878:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a00287c:	3301      	adds	r3, #1
1a00287e:	d003      	beq.n	1a002888 <_fwalk_reent+0x38>
1a002880:	4629      	mov	r1, r5
1a002882:	4640      	mov	r0, r8
1a002884:	47c8      	blx	r9
1a002886:	4306      	orrs	r6, r0
1a002888:	3568      	adds	r5, #104	; 0x68
1a00288a:	e7ee      	b.n	1a00286a <_fwalk_reent+0x1a>

1a00288c <__libc_init_array>:
1a00288c:	b570      	push	{r4, r5, r6, lr}
1a00288e:	4d0d      	ldr	r5, [pc, #52]	; (1a0028c4 <__libc_init_array+0x38>)
1a002890:	4c0d      	ldr	r4, [pc, #52]	; (1a0028c8 <__libc_init_array+0x3c>)
1a002892:	1b64      	subs	r4, r4, r5
1a002894:	10a4      	asrs	r4, r4, #2
1a002896:	2600      	movs	r6, #0
1a002898:	42a6      	cmp	r6, r4
1a00289a:	d109      	bne.n	1a0028b0 <__libc_init_array+0x24>
1a00289c:	4d0b      	ldr	r5, [pc, #44]	; (1a0028cc <__libc_init_array+0x40>)
1a00289e:	4c0c      	ldr	r4, [pc, #48]	; (1a0028d0 <__libc_init_array+0x44>)
1a0028a0:	f7fd fed1 	bl	1a000646 <_init>
1a0028a4:	1b64      	subs	r4, r4, r5
1a0028a6:	10a4      	asrs	r4, r4, #2
1a0028a8:	2600      	movs	r6, #0
1a0028aa:	42a6      	cmp	r6, r4
1a0028ac:	d105      	bne.n	1a0028ba <__libc_init_array+0x2e>
1a0028ae:	bd70      	pop	{r4, r5, r6, pc}
1a0028b0:	f855 3b04 	ldr.w	r3, [r5], #4
1a0028b4:	4798      	blx	r3
1a0028b6:	3601      	adds	r6, #1
1a0028b8:	e7ee      	b.n	1a002898 <__libc_init_array+0xc>
1a0028ba:	f855 3b04 	ldr.w	r3, [r5], #4
1a0028be:	4798      	blx	r3
1a0028c0:	3601      	adds	r6, #1
1a0028c2:	e7f2      	b.n	1a0028aa <__libc_init_array+0x1e>
1a0028c4:	1a0032d8 	.word	0x1a0032d8
1a0028c8:	1a0032d8 	.word	0x1a0032d8
1a0028cc:	1a0032d8 	.word	0x1a0032d8
1a0028d0:	1a0032dc 	.word	0x1a0032dc

1a0028d4 <__retarget_lock_init_recursive>:
1a0028d4:	4770      	bx	lr

1a0028d6 <__retarget_lock_acquire_recursive>:
1a0028d6:	4770      	bx	lr

1a0028d8 <__retarget_lock_release_recursive>:
1a0028d8:	4770      	bx	lr

1a0028da <memset>:
1a0028da:	4402      	add	r2, r0
1a0028dc:	4603      	mov	r3, r0
1a0028de:	4293      	cmp	r3, r2
1a0028e0:	d100      	bne.n	1a0028e4 <memset+0xa>
1a0028e2:	4770      	bx	lr
1a0028e4:	f803 1b01 	strb.w	r1, [r3], #1
1a0028e8:	e7f9      	b.n	1a0028de <memset+0x4>
1a0028ea:	Address 0x1a0028ea is out of bounds.


1a0028ec <_free_r>:
1a0028ec:	b538      	push	{r3, r4, r5, lr}
1a0028ee:	4605      	mov	r5, r0
1a0028f0:	2900      	cmp	r1, #0
1a0028f2:	d045      	beq.n	1a002980 <_free_r+0x94>
1a0028f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a0028f8:	1f0c      	subs	r4, r1, #4
1a0028fa:	2b00      	cmp	r3, #0
1a0028fc:	bfb8      	it	lt
1a0028fe:	18e4      	addlt	r4, r4, r3
1a002900:	f000 fa7a 	bl	1a002df8 <__malloc_lock>
1a002904:	4a1f      	ldr	r2, [pc, #124]	; (1a002984 <_free_r+0x98>)
1a002906:	6813      	ldr	r3, [r2, #0]
1a002908:	4610      	mov	r0, r2
1a00290a:	b933      	cbnz	r3, 1a00291a <_free_r+0x2e>
1a00290c:	6063      	str	r3, [r4, #4]
1a00290e:	6014      	str	r4, [r2, #0]
1a002910:	4628      	mov	r0, r5
1a002912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a002916:	f000 ba75 	b.w	1a002e04 <__malloc_unlock>
1a00291a:	42a3      	cmp	r3, r4
1a00291c:	d90c      	bls.n	1a002938 <_free_r+0x4c>
1a00291e:	6821      	ldr	r1, [r4, #0]
1a002920:	1862      	adds	r2, r4, r1
1a002922:	4293      	cmp	r3, r2
1a002924:	bf04      	itt	eq
1a002926:	681a      	ldreq	r2, [r3, #0]
1a002928:	685b      	ldreq	r3, [r3, #4]
1a00292a:	6063      	str	r3, [r4, #4]
1a00292c:	bf04      	itt	eq
1a00292e:	1852      	addeq	r2, r2, r1
1a002930:	6022      	streq	r2, [r4, #0]
1a002932:	6004      	str	r4, [r0, #0]
1a002934:	e7ec      	b.n	1a002910 <_free_r+0x24>
1a002936:	4613      	mov	r3, r2
1a002938:	685a      	ldr	r2, [r3, #4]
1a00293a:	b10a      	cbz	r2, 1a002940 <_free_r+0x54>
1a00293c:	42a2      	cmp	r2, r4
1a00293e:	d9fa      	bls.n	1a002936 <_free_r+0x4a>
1a002940:	6819      	ldr	r1, [r3, #0]
1a002942:	1858      	adds	r0, r3, r1
1a002944:	42a0      	cmp	r0, r4
1a002946:	d10b      	bne.n	1a002960 <_free_r+0x74>
1a002948:	6820      	ldr	r0, [r4, #0]
1a00294a:	4401      	add	r1, r0
1a00294c:	1858      	adds	r0, r3, r1
1a00294e:	4282      	cmp	r2, r0
1a002950:	6019      	str	r1, [r3, #0]
1a002952:	d1dd      	bne.n	1a002910 <_free_r+0x24>
1a002954:	6810      	ldr	r0, [r2, #0]
1a002956:	6852      	ldr	r2, [r2, #4]
1a002958:	605a      	str	r2, [r3, #4]
1a00295a:	4401      	add	r1, r0
1a00295c:	6019      	str	r1, [r3, #0]
1a00295e:	e7d7      	b.n	1a002910 <_free_r+0x24>
1a002960:	d902      	bls.n	1a002968 <_free_r+0x7c>
1a002962:	230c      	movs	r3, #12
1a002964:	602b      	str	r3, [r5, #0]
1a002966:	e7d3      	b.n	1a002910 <_free_r+0x24>
1a002968:	6820      	ldr	r0, [r4, #0]
1a00296a:	1821      	adds	r1, r4, r0
1a00296c:	428a      	cmp	r2, r1
1a00296e:	bf04      	itt	eq
1a002970:	6811      	ldreq	r1, [r2, #0]
1a002972:	6852      	ldreq	r2, [r2, #4]
1a002974:	6062      	str	r2, [r4, #4]
1a002976:	bf04      	itt	eq
1a002978:	1809      	addeq	r1, r1, r0
1a00297a:	6021      	streq	r1, [r4, #0]
1a00297c:	605c      	str	r4, [r3, #4]
1a00297e:	e7c7      	b.n	1a002910 <_free_r+0x24>
1a002980:	bd38      	pop	{r3, r4, r5, pc}
1a002982:	bf00      	nop
1a002984:	10000168 	.word	0x10000168

1a002988 <_malloc_r>:
1a002988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00298a:	1ccd      	adds	r5, r1, #3
1a00298c:	f025 0503 	bic.w	r5, r5, #3
1a002990:	3508      	adds	r5, #8
1a002992:	2d0c      	cmp	r5, #12
1a002994:	bf38      	it	cc
1a002996:	250c      	movcc	r5, #12
1a002998:	2d00      	cmp	r5, #0
1a00299a:	4606      	mov	r6, r0
1a00299c:	db01      	blt.n	1a0029a2 <_malloc_r+0x1a>
1a00299e:	42a9      	cmp	r1, r5
1a0029a0:	d903      	bls.n	1a0029aa <_malloc_r+0x22>
1a0029a2:	230c      	movs	r3, #12
1a0029a4:	6033      	str	r3, [r6, #0]
1a0029a6:	2000      	movs	r0, #0
1a0029a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0029aa:	f000 fa25 	bl	1a002df8 <__malloc_lock>
1a0029ae:	4921      	ldr	r1, [pc, #132]	; (1a002a34 <_malloc_r+0xac>)
1a0029b0:	680a      	ldr	r2, [r1, #0]
1a0029b2:	4614      	mov	r4, r2
1a0029b4:	b99c      	cbnz	r4, 1a0029de <_malloc_r+0x56>
1a0029b6:	4f20      	ldr	r7, [pc, #128]	; (1a002a38 <_malloc_r+0xb0>)
1a0029b8:	683b      	ldr	r3, [r7, #0]
1a0029ba:	b923      	cbnz	r3, 1a0029c6 <_malloc_r+0x3e>
1a0029bc:	4621      	mov	r1, r4
1a0029be:	4630      	mov	r0, r6
1a0029c0:	f7fd fe96 	bl	1a0006f0 <_sbrk_r>
1a0029c4:	6038      	str	r0, [r7, #0]
1a0029c6:	4629      	mov	r1, r5
1a0029c8:	4630      	mov	r0, r6
1a0029ca:	f7fd fe91 	bl	1a0006f0 <_sbrk_r>
1a0029ce:	1c43      	adds	r3, r0, #1
1a0029d0:	d123      	bne.n	1a002a1a <_malloc_r+0x92>
1a0029d2:	230c      	movs	r3, #12
1a0029d4:	6033      	str	r3, [r6, #0]
1a0029d6:	4630      	mov	r0, r6
1a0029d8:	f000 fa14 	bl	1a002e04 <__malloc_unlock>
1a0029dc:	e7e3      	b.n	1a0029a6 <_malloc_r+0x1e>
1a0029de:	6823      	ldr	r3, [r4, #0]
1a0029e0:	1b5b      	subs	r3, r3, r5
1a0029e2:	d417      	bmi.n	1a002a14 <_malloc_r+0x8c>
1a0029e4:	2b0b      	cmp	r3, #11
1a0029e6:	d903      	bls.n	1a0029f0 <_malloc_r+0x68>
1a0029e8:	6023      	str	r3, [r4, #0]
1a0029ea:	441c      	add	r4, r3
1a0029ec:	6025      	str	r5, [r4, #0]
1a0029ee:	e004      	b.n	1a0029fa <_malloc_r+0x72>
1a0029f0:	6863      	ldr	r3, [r4, #4]
1a0029f2:	42a2      	cmp	r2, r4
1a0029f4:	bf0c      	ite	eq
1a0029f6:	600b      	streq	r3, [r1, #0]
1a0029f8:	6053      	strne	r3, [r2, #4]
1a0029fa:	4630      	mov	r0, r6
1a0029fc:	f000 fa02 	bl	1a002e04 <__malloc_unlock>
1a002a00:	f104 000b 	add.w	r0, r4, #11
1a002a04:	1d23      	adds	r3, r4, #4
1a002a06:	f020 0007 	bic.w	r0, r0, #7
1a002a0a:	1ac2      	subs	r2, r0, r3
1a002a0c:	d0cc      	beq.n	1a0029a8 <_malloc_r+0x20>
1a002a0e:	1a1b      	subs	r3, r3, r0
1a002a10:	50a3      	str	r3, [r4, r2]
1a002a12:	e7c9      	b.n	1a0029a8 <_malloc_r+0x20>
1a002a14:	4622      	mov	r2, r4
1a002a16:	6864      	ldr	r4, [r4, #4]
1a002a18:	e7cc      	b.n	1a0029b4 <_malloc_r+0x2c>
1a002a1a:	1cc4      	adds	r4, r0, #3
1a002a1c:	f024 0403 	bic.w	r4, r4, #3
1a002a20:	42a0      	cmp	r0, r4
1a002a22:	d0e3      	beq.n	1a0029ec <_malloc_r+0x64>
1a002a24:	1a21      	subs	r1, r4, r0
1a002a26:	4630      	mov	r0, r6
1a002a28:	f7fd fe62 	bl	1a0006f0 <_sbrk_r>
1a002a2c:	3001      	adds	r0, #1
1a002a2e:	d1dd      	bne.n	1a0029ec <_malloc_r+0x64>
1a002a30:	e7cf      	b.n	1a0029d2 <_malloc_r+0x4a>
1a002a32:	bf00      	nop
1a002a34:	10000168 	.word	0x10000168
1a002a38:	1000016c 	.word	0x1000016c

1a002a3c <_puts_r>:
1a002a3c:	b570      	push	{r4, r5, r6, lr}
1a002a3e:	460e      	mov	r6, r1
1a002a40:	4605      	mov	r5, r0
1a002a42:	b118      	cbz	r0, 1a002a4c <_puts_r+0x10>
1a002a44:	6983      	ldr	r3, [r0, #24]
1a002a46:	b90b      	cbnz	r3, 1a002a4c <_puts_r+0x10>
1a002a48:	f7ff fe84 	bl	1a002754 <__sinit>
1a002a4c:	69ab      	ldr	r3, [r5, #24]
1a002a4e:	68ac      	ldr	r4, [r5, #8]
1a002a50:	b913      	cbnz	r3, 1a002a58 <_puts_r+0x1c>
1a002a52:	4628      	mov	r0, r5
1a002a54:	f7ff fe7e 	bl	1a002754 <__sinit>
1a002a58:	4b2c      	ldr	r3, [pc, #176]	; (1a002b0c <_puts_r+0xd0>)
1a002a5a:	429c      	cmp	r4, r3
1a002a5c:	d120      	bne.n	1a002aa0 <_puts_r+0x64>
1a002a5e:	686c      	ldr	r4, [r5, #4]
1a002a60:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002a62:	07db      	lsls	r3, r3, #31
1a002a64:	d405      	bmi.n	1a002a72 <_puts_r+0x36>
1a002a66:	89a3      	ldrh	r3, [r4, #12]
1a002a68:	0598      	lsls	r0, r3, #22
1a002a6a:	d402      	bmi.n	1a002a72 <_puts_r+0x36>
1a002a6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002a6e:	f7ff ff32 	bl	1a0028d6 <__retarget_lock_acquire_recursive>
1a002a72:	89a3      	ldrh	r3, [r4, #12]
1a002a74:	0719      	lsls	r1, r3, #28
1a002a76:	d51d      	bpl.n	1a002ab4 <_puts_r+0x78>
1a002a78:	6923      	ldr	r3, [r4, #16]
1a002a7a:	b1db      	cbz	r3, 1a002ab4 <_puts_r+0x78>
1a002a7c:	3e01      	subs	r6, #1
1a002a7e:	68a3      	ldr	r3, [r4, #8]
1a002a80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a002a84:	3b01      	subs	r3, #1
1a002a86:	60a3      	str	r3, [r4, #8]
1a002a88:	bb39      	cbnz	r1, 1a002ada <_puts_r+0x9e>
1a002a8a:	2b00      	cmp	r3, #0
1a002a8c:	da38      	bge.n	1a002b00 <_puts_r+0xc4>
1a002a8e:	4622      	mov	r2, r4
1a002a90:	210a      	movs	r1, #10
1a002a92:	4628      	mov	r0, r5
1a002a94:	f000 f88c 	bl	1a002bb0 <__swbuf_r>
1a002a98:	3001      	adds	r0, #1
1a002a9a:	d011      	beq.n	1a002ac0 <_puts_r+0x84>
1a002a9c:	250a      	movs	r5, #10
1a002a9e:	e011      	b.n	1a002ac4 <_puts_r+0x88>
1a002aa0:	4b1b      	ldr	r3, [pc, #108]	; (1a002b10 <_puts_r+0xd4>)
1a002aa2:	429c      	cmp	r4, r3
1a002aa4:	d101      	bne.n	1a002aaa <_puts_r+0x6e>
1a002aa6:	68ac      	ldr	r4, [r5, #8]
1a002aa8:	e7da      	b.n	1a002a60 <_puts_r+0x24>
1a002aaa:	4b1a      	ldr	r3, [pc, #104]	; (1a002b14 <_puts_r+0xd8>)
1a002aac:	429c      	cmp	r4, r3
1a002aae:	bf08      	it	eq
1a002ab0:	68ec      	ldreq	r4, [r5, #12]
1a002ab2:	e7d5      	b.n	1a002a60 <_puts_r+0x24>
1a002ab4:	4621      	mov	r1, r4
1a002ab6:	4628      	mov	r0, r5
1a002ab8:	f000 f8cc 	bl	1a002c54 <__swsetup_r>
1a002abc:	2800      	cmp	r0, #0
1a002abe:	d0dd      	beq.n	1a002a7c <_puts_r+0x40>
1a002ac0:	f04f 35ff 	mov.w	r5, #4294967295
1a002ac4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a002ac6:	07da      	lsls	r2, r3, #31
1a002ac8:	d405      	bmi.n	1a002ad6 <_puts_r+0x9a>
1a002aca:	89a3      	ldrh	r3, [r4, #12]
1a002acc:	059b      	lsls	r3, r3, #22
1a002ace:	d402      	bmi.n	1a002ad6 <_puts_r+0x9a>
1a002ad0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a002ad2:	f7ff ff01 	bl	1a0028d8 <__retarget_lock_release_recursive>
1a002ad6:	4628      	mov	r0, r5
1a002ad8:	bd70      	pop	{r4, r5, r6, pc}
1a002ada:	2b00      	cmp	r3, #0
1a002adc:	da04      	bge.n	1a002ae8 <_puts_r+0xac>
1a002ade:	69a2      	ldr	r2, [r4, #24]
1a002ae0:	429a      	cmp	r2, r3
1a002ae2:	dc06      	bgt.n	1a002af2 <_puts_r+0xb6>
1a002ae4:	290a      	cmp	r1, #10
1a002ae6:	d004      	beq.n	1a002af2 <_puts_r+0xb6>
1a002ae8:	6823      	ldr	r3, [r4, #0]
1a002aea:	1c5a      	adds	r2, r3, #1
1a002aec:	6022      	str	r2, [r4, #0]
1a002aee:	7019      	strb	r1, [r3, #0]
1a002af0:	e7c5      	b.n	1a002a7e <_puts_r+0x42>
1a002af2:	4622      	mov	r2, r4
1a002af4:	4628      	mov	r0, r5
1a002af6:	f000 f85b 	bl	1a002bb0 <__swbuf_r>
1a002afa:	3001      	adds	r0, #1
1a002afc:	d1bf      	bne.n	1a002a7e <_puts_r+0x42>
1a002afe:	e7df      	b.n	1a002ac0 <_puts_r+0x84>
1a002b00:	6823      	ldr	r3, [r4, #0]
1a002b02:	250a      	movs	r5, #10
1a002b04:	1c5a      	adds	r2, r3, #1
1a002b06:	6022      	str	r2, [r4, #0]
1a002b08:	701d      	strb	r5, [r3, #0]
1a002b0a:	e7db      	b.n	1a002ac4 <_puts_r+0x88>
1a002b0c:	1a003294 	.word	0x1a003294
1a002b10:	1a0032b4 	.word	0x1a0032b4
1a002b14:	1a003274 	.word	0x1a003274

1a002b18 <puts>:
1a002b18:	4b02      	ldr	r3, [pc, #8]	; (1a002b24 <puts+0xc>)
1a002b1a:	4601      	mov	r1, r0
1a002b1c:	6818      	ldr	r0, [r3, #0]
1a002b1e:	f7ff bf8d 	b.w	1a002a3c <_puts_r>
1a002b22:	bf00      	nop
1a002b24:	10000090 	.word	0x10000090

1a002b28 <__sread>:
1a002b28:	b510      	push	{r4, lr}
1a002b2a:	460c      	mov	r4, r1
1a002b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002b30:	f7fd fda2 	bl	1a000678 <_read_r>
1a002b34:	2800      	cmp	r0, #0
1a002b36:	bfab      	itete	ge
1a002b38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a002b3a:	89a3      	ldrhlt	r3, [r4, #12]
1a002b3c:	181b      	addge	r3, r3, r0
1a002b3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a002b42:	bfac      	ite	ge
1a002b44:	6563      	strge	r3, [r4, #84]	; 0x54
1a002b46:	81a3      	strhlt	r3, [r4, #12]
1a002b48:	bd10      	pop	{r4, pc}

1a002b4a <__swrite>:
1a002b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002b4e:	461f      	mov	r7, r3
1a002b50:	898b      	ldrh	r3, [r1, #12]
1a002b52:	05db      	lsls	r3, r3, #23
1a002b54:	4605      	mov	r5, r0
1a002b56:	460c      	mov	r4, r1
1a002b58:	4616      	mov	r6, r2
1a002b5a:	d505      	bpl.n	1a002b68 <__swrite+0x1e>
1a002b5c:	2302      	movs	r3, #2
1a002b5e:	2200      	movs	r2, #0
1a002b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002b64:	f7fd fd83 	bl	1a00066e <_lseek_r>
1a002b68:	89a3      	ldrh	r3, [r4, #12]
1a002b6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002b6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a002b72:	81a3      	strh	r3, [r4, #12]
1a002b74:	4632      	mov	r2, r6
1a002b76:	463b      	mov	r3, r7
1a002b78:	4628      	mov	r0, r5
1a002b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a002b7e:	f7fd bda2 	b.w	1a0006c6 <_write_r>

1a002b82 <__sseek>:
1a002b82:	b510      	push	{r4, lr}
1a002b84:	460c      	mov	r4, r1
1a002b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002b8a:	f7fd fd70 	bl	1a00066e <_lseek_r>
1a002b8e:	1c43      	adds	r3, r0, #1
1a002b90:	89a3      	ldrh	r3, [r4, #12]
1a002b92:	bf15      	itete	ne
1a002b94:	6560      	strne	r0, [r4, #84]	; 0x54
1a002b96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a002b9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a002b9e:	81a3      	strheq	r3, [r4, #12]
1a002ba0:	bf18      	it	ne
1a002ba2:	81a3      	strhne	r3, [r4, #12]
1a002ba4:	bd10      	pop	{r4, pc}

1a002ba6 <__sclose>:
1a002ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002baa:	f7fd bd4d 	b.w	1a000648 <_close_r>
1a002bae:	Address 0x1a002bae is out of bounds.


1a002bb0 <__swbuf_r>:
1a002bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002bb2:	460e      	mov	r6, r1
1a002bb4:	4614      	mov	r4, r2
1a002bb6:	4605      	mov	r5, r0
1a002bb8:	b118      	cbz	r0, 1a002bc2 <__swbuf_r+0x12>
1a002bba:	6983      	ldr	r3, [r0, #24]
1a002bbc:	b90b      	cbnz	r3, 1a002bc2 <__swbuf_r+0x12>
1a002bbe:	f7ff fdc9 	bl	1a002754 <__sinit>
1a002bc2:	4b21      	ldr	r3, [pc, #132]	; (1a002c48 <__swbuf_r+0x98>)
1a002bc4:	429c      	cmp	r4, r3
1a002bc6:	d12b      	bne.n	1a002c20 <__swbuf_r+0x70>
1a002bc8:	686c      	ldr	r4, [r5, #4]
1a002bca:	69a3      	ldr	r3, [r4, #24]
1a002bcc:	60a3      	str	r3, [r4, #8]
1a002bce:	89a3      	ldrh	r3, [r4, #12]
1a002bd0:	071a      	lsls	r2, r3, #28
1a002bd2:	d52f      	bpl.n	1a002c34 <__swbuf_r+0x84>
1a002bd4:	6923      	ldr	r3, [r4, #16]
1a002bd6:	b36b      	cbz	r3, 1a002c34 <__swbuf_r+0x84>
1a002bd8:	6923      	ldr	r3, [r4, #16]
1a002bda:	6820      	ldr	r0, [r4, #0]
1a002bdc:	1ac0      	subs	r0, r0, r3
1a002bde:	6963      	ldr	r3, [r4, #20]
1a002be0:	b2f6      	uxtb	r6, r6
1a002be2:	4283      	cmp	r3, r0
1a002be4:	4637      	mov	r7, r6
1a002be6:	dc04      	bgt.n	1a002bf2 <__swbuf_r+0x42>
1a002be8:	4621      	mov	r1, r4
1a002bea:	4628      	mov	r0, r5
1a002bec:	f7ff fd1e 	bl	1a00262c <_fflush_r>
1a002bf0:	bb30      	cbnz	r0, 1a002c40 <__swbuf_r+0x90>
1a002bf2:	68a3      	ldr	r3, [r4, #8]
1a002bf4:	3b01      	subs	r3, #1
1a002bf6:	60a3      	str	r3, [r4, #8]
1a002bf8:	6823      	ldr	r3, [r4, #0]
1a002bfa:	1c5a      	adds	r2, r3, #1
1a002bfc:	6022      	str	r2, [r4, #0]
1a002bfe:	701e      	strb	r6, [r3, #0]
1a002c00:	6963      	ldr	r3, [r4, #20]
1a002c02:	3001      	adds	r0, #1
1a002c04:	4283      	cmp	r3, r0
1a002c06:	d004      	beq.n	1a002c12 <__swbuf_r+0x62>
1a002c08:	89a3      	ldrh	r3, [r4, #12]
1a002c0a:	07db      	lsls	r3, r3, #31
1a002c0c:	d506      	bpl.n	1a002c1c <__swbuf_r+0x6c>
1a002c0e:	2e0a      	cmp	r6, #10
1a002c10:	d104      	bne.n	1a002c1c <__swbuf_r+0x6c>
1a002c12:	4621      	mov	r1, r4
1a002c14:	4628      	mov	r0, r5
1a002c16:	f7ff fd09 	bl	1a00262c <_fflush_r>
1a002c1a:	b988      	cbnz	r0, 1a002c40 <__swbuf_r+0x90>
1a002c1c:	4638      	mov	r0, r7
1a002c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002c20:	4b0a      	ldr	r3, [pc, #40]	; (1a002c4c <__swbuf_r+0x9c>)
1a002c22:	429c      	cmp	r4, r3
1a002c24:	d101      	bne.n	1a002c2a <__swbuf_r+0x7a>
1a002c26:	68ac      	ldr	r4, [r5, #8]
1a002c28:	e7cf      	b.n	1a002bca <__swbuf_r+0x1a>
1a002c2a:	4b09      	ldr	r3, [pc, #36]	; (1a002c50 <__swbuf_r+0xa0>)
1a002c2c:	429c      	cmp	r4, r3
1a002c2e:	bf08      	it	eq
1a002c30:	68ec      	ldreq	r4, [r5, #12]
1a002c32:	e7ca      	b.n	1a002bca <__swbuf_r+0x1a>
1a002c34:	4621      	mov	r1, r4
1a002c36:	4628      	mov	r0, r5
1a002c38:	f000 f80c 	bl	1a002c54 <__swsetup_r>
1a002c3c:	2800      	cmp	r0, #0
1a002c3e:	d0cb      	beq.n	1a002bd8 <__swbuf_r+0x28>
1a002c40:	f04f 37ff 	mov.w	r7, #4294967295
1a002c44:	e7ea      	b.n	1a002c1c <__swbuf_r+0x6c>
1a002c46:	bf00      	nop
1a002c48:	1a003294 	.word	0x1a003294
1a002c4c:	1a0032b4 	.word	0x1a0032b4
1a002c50:	1a003274 	.word	0x1a003274

1a002c54 <__swsetup_r>:
1a002c54:	4b32      	ldr	r3, [pc, #200]	; (1a002d20 <__swsetup_r+0xcc>)
1a002c56:	b570      	push	{r4, r5, r6, lr}
1a002c58:	681d      	ldr	r5, [r3, #0]
1a002c5a:	4606      	mov	r6, r0
1a002c5c:	460c      	mov	r4, r1
1a002c5e:	b125      	cbz	r5, 1a002c6a <__swsetup_r+0x16>
1a002c60:	69ab      	ldr	r3, [r5, #24]
1a002c62:	b913      	cbnz	r3, 1a002c6a <__swsetup_r+0x16>
1a002c64:	4628      	mov	r0, r5
1a002c66:	f7ff fd75 	bl	1a002754 <__sinit>
1a002c6a:	4b2e      	ldr	r3, [pc, #184]	; (1a002d24 <__swsetup_r+0xd0>)
1a002c6c:	429c      	cmp	r4, r3
1a002c6e:	d10f      	bne.n	1a002c90 <__swsetup_r+0x3c>
1a002c70:	686c      	ldr	r4, [r5, #4]
1a002c72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002c76:	b29a      	uxth	r2, r3
1a002c78:	0715      	lsls	r5, r2, #28
1a002c7a:	d42c      	bmi.n	1a002cd6 <__swsetup_r+0x82>
1a002c7c:	06d0      	lsls	r0, r2, #27
1a002c7e:	d411      	bmi.n	1a002ca4 <__swsetup_r+0x50>
1a002c80:	2209      	movs	r2, #9
1a002c82:	6032      	str	r2, [r6, #0]
1a002c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a002c88:	81a3      	strh	r3, [r4, #12]
1a002c8a:	f04f 30ff 	mov.w	r0, #4294967295
1a002c8e:	e03e      	b.n	1a002d0e <__swsetup_r+0xba>
1a002c90:	4b25      	ldr	r3, [pc, #148]	; (1a002d28 <__swsetup_r+0xd4>)
1a002c92:	429c      	cmp	r4, r3
1a002c94:	d101      	bne.n	1a002c9a <__swsetup_r+0x46>
1a002c96:	68ac      	ldr	r4, [r5, #8]
1a002c98:	e7eb      	b.n	1a002c72 <__swsetup_r+0x1e>
1a002c9a:	4b24      	ldr	r3, [pc, #144]	; (1a002d2c <__swsetup_r+0xd8>)
1a002c9c:	429c      	cmp	r4, r3
1a002c9e:	bf08      	it	eq
1a002ca0:	68ec      	ldreq	r4, [r5, #12]
1a002ca2:	e7e6      	b.n	1a002c72 <__swsetup_r+0x1e>
1a002ca4:	0751      	lsls	r1, r2, #29
1a002ca6:	d512      	bpl.n	1a002cce <__swsetup_r+0x7a>
1a002ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a002caa:	b141      	cbz	r1, 1a002cbe <__swsetup_r+0x6a>
1a002cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a002cb0:	4299      	cmp	r1, r3
1a002cb2:	d002      	beq.n	1a002cba <__swsetup_r+0x66>
1a002cb4:	4630      	mov	r0, r6
1a002cb6:	f7ff fe19 	bl	1a0028ec <_free_r>
1a002cba:	2300      	movs	r3, #0
1a002cbc:	6363      	str	r3, [r4, #52]	; 0x34
1a002cbe:	89a3      	ldrh	r3, [r4, #12]
1a002cc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a002cc4:	81a3      	strh	r3, [r4, #12]
1a002cc6:	2300      	movs	r3, #0
1a002cc8:	6063      	str	r3, [r4, #4]
1a002cca:	6923      	ldr	r3, [r4, #16]
1a002ccc:	6023      	str	r3, [r4, #0]
1a002cce:	89a3      	ldrh	r3, [r4, #12]
1a002cd0:	f043 0308 	orr.w	r3, r3, #8
1a002cd4:	81a3      	strh	r3, [r4, #12]
1a002cd6:	6923      	ldr	r3, [r4, #16]
1a002cd8:	b94b      	cbnz	r3, 1a002cee <__swsetup_r+0x9a>
1a002cda:	89a3      	ldrh	r3, [r4, #12]
1a002cdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a002ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a002ce4:	d003      	beq.n	1a002cee <__swsetup_r+0x9a>
1a002ce6:	4621      	mov	r1, r4
1a002ce8:	4630      	mov	r0, r6
1a002cea:	f000 f845 	bl	1a002d78 <__smakebuf_r>
1a002cee:	89a2      	ldrh	r2, [r4, #12]
1a002cf0:	f012 0301 	ands.w	r3, r2, #1
1a002cf4:	d00c      	beq.n	1a002d10 <__swsetup_r+0xbc>
1a002cf6:	2300      	movs	r3, #0
1a002cf8:	60a3      	str	r3, [r4, #8]
1a002cfa:	6963      	ldr	r3, [r4, #20]
1a002cfc:	425b      	negs	r3, r3
1a002cfe:	61a3      	str	r3, [r4, #24]
1a002d00:	6923      	ldr	r3, [r4, #16]
1a002d02:	b953      	cbnz	r3, 1a002d1a <__swsetup_r+0xc6>
1a002d04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002d08:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a002d0c:	d1ba      	bne.n	1a002c84 <__swsetup_r+0x30>
1a002d0e:	bd70      	pop	{r4, r5, r6, pc}
1a002d10:	0792      	lsls	r2, r2, #30
1a002d12:	bf58      	it	pl
1a002d14:	6963      	ldrpl	r3, [r4, #20]
1a002d16:	60a3      	str	r3, [r4, #8]
1a002d18:	e7f2      	b.n	1a002d00 <__swsetup_r+0xac>
1a002d1a:	2000      	movs	r0, #0
1a002d1c:	e7f7      	b.n	1a002d0e <__swsetup_r+0xba>
1a002d1e:	bf00      	nop
1a002d20:	10000090 	.word	0x10000090
1a002d24:	1a003294 	.word	0x1a003294
1a002d28:	1a0032b4 	.word	0x1a0032b4
1a002d2c:	1a003274 	.word	0x1a003274

1a002d30 <__swhatbuf_r>:
1a002d30:	b570      	push	{r4, r5, r6, lr}
1a002d32:	460e      	mov	r6, r1
1a002d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a002d38:	2900      	cmp	r1, #0
1a002d3a:	b096      	sub	sp, #88	; 0x58
1a002d3c:	4614      	mov	r4, r2
1a002d3e:	461d      	mov	r5, r3
1a002d40:	da07      	bge.n	1a002d52 <__swhatbuf_r+0x22>
1a002d42:	2300      	movs	r3, #0
1a002d44:	602b      	str	r3, [r5, #0]
1a002d46:	89b3      	ldrh	r3, [r6, #12]
1a002d48:	061a      	lsls	r2, r3, #24
1a002d4a:	d410      	bmi.n	1a002d6e <__swhatbuf_r+0x3e>
1a002d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a002d50:	e00e      	b.n	1a002d70 <__swhatbuf_r+0x40>
1a002d52:	466a      	mov	r2, sp
1a002d54:	f7fd fc7d 	bl	1a000652 <_fstat_r>
1a002d58:	2800      	cmp	r0, #0
1a002d5a:	dbf2      	blt.n	1a002d42 <__swhatbuf_r+0x12>
1a002d5c:	9a01      	ldr	r2, [sp, #4]
1a002d5e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a002d62:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a002d66:	425a      	negs	r2, r3
1a002d68:	415a      	adcs	r2, r3
1a002d6a:	602a      	str	r2, [r5, #0]
1a002d6c:	e7ee      	b.n	1a002d4c <__swhatbuf_r+0x1c>
1a002d6e:	2340      	movs	r3, #64	; 0x40
1a002d70:	2000      	movs	r0, #0
1a002d72:	6023      	str	r3, [r4, #0]
1a002d74:	b016      	add	sp, #88	; 0x58
1a002d76:	bd70      	pop	{r4, r5, r6, pc}

1a002d78 <__smakebuf_r>:
1a002d78:	898b      	ldrh	r3, [r1, #12]
1a002d7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a002d7c:	079d      	lsls	r5, r3, #30
1a002d7e:	4606      	mov	r6, r0
1a002d80:	460c      	mov	r4, r1
1a002d82:	d507      	bpl.n	1a002d94 <__smakebuf_r+0x1c>
1a002d84:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a002d88:	6023      	str	r3, [r4, #0]
1a002d8a:	6123      	str	r3, [r4, #16]
1a002d8c:	2301      	movs	r3, #1
1a002d8e:	6163      	str	r3, [r4, #20]
1a002d90:	b002      	add	sp, #8
1a002d92:	bd70      	pop	{r4, r5, r6, pc}
1a002d94:	ab01      	add	r3, sp, #4
1a002d96:	466a      	mov	r2, sp
1a002d98:	f7ff ffca 	bl	1a002d30 <__swhatbuf_r>
1a002d9c:	9900      	ldr	r1, [sp, #0]
1a002d9e:	4605      	mov	r5, r0
1a002da0:	4630      	mov	r0, r6
1a002da2:	f7ff fdf1 	bl	1a002988 <_malloc_r>
1a002da6:	b948      	cbnz	r0, 1a002dbc <__smakebuf_r+0x44>
1a002da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a002dac:	059a      	lsls	r2, r3, #22
1a002dae:	d4ef      	bmi.n	1a002d90 <__smakebuf_r+0x18>
1a002db0:	f023 0303 	bic.w	r3, r3, #3
1a002db4:	f043 0302 	orr.w	r3, r3, #2
1a002db8:	81a3      	strh	r3, [r4, #12]
1a002dba:	e7e3      	b.n	1a002d84 <__smakebuf_r+0xc>
1a002dbc:	4b0d      	ldr	r3, [pc, #52]	; (1a002df4 <__smakebuf_r+0x7c>)
1a002dbe:	62b3      	str	r3, [r6, #40]	; 0x28
1a002dc0:	89a3      	ldrh	r3, [r4, #12]
1a002dc2:	6020      	str	r0, [r4, #0]
1a002dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002dc8:	81a3      	strh	r3, [r4, #12]
1a002dca:	9b00      	ldr	r3, [sp, #0]
1a002dcc:	6163      	str	r3, [r4, #20]
1a002dce:	9b01      	ldr	r3, [sp, #4]
1a002dd0:	6120      	str	r0, [r4, #16]
1a002dd2:	b15b      	cbz	r3, 1a002dec <__smakebuf_r+0x74>
1a002dd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a002dd8:	4630      	mov	r0, r6
1a002dda:	f7fd fc3f 	bl	1a00065c <_isatty_r>
1a002dde:	b128      	cbz	r0, 1a002dec <__smakebuf_r+0x74>
1a002de0:	89a3      	ldrh	r3, [r4, #12]
1a002de2:	f023 0303 	bic.w	r3, r3, #3
1a002de6:	f043 0301 	orr.w	r3, r3, #1
1a002dea:	81a3      	strh	r3, [r4, #12]
1a002dec:	89a3      	ldrh	r3, [r4, #12]
1a002dee:	431d      	orrs	r5, r3
1a002df0:	81a5      	strh	r5, [r4, #12]
1a002df2:	e7cd      	b.n	1a002d90 <__smakebuf_r+0x18>
1a002df4:	1a0026ed 	.word	0x1a0026ed

1a002df8 <__malloc_lock>:
1a002df8:	4801      	ldr	r0, [pc, #4]	; (1a002e00 <__malloc_lock+0x8>)
1a002dfa:	f7ff bd6c 	b.w	1a0028d6 <__retarget_lock_acquire_recursive>
1a002dfe:	bf00      	nop
1a002e00:	1000017c 	.word	0x1000017c

1a002e04 <__malloc_unlock>:
1a002e04:	4801      	ldr	r0, [pc, #4]	; (1a002e0c <__malloc_unlock+0x8>)
1a002e06:	f7ff bd67 	b.w	1a0028d8 <__retarget_lock_release_recursive>
1a002e0a:	bf00      	nop
1a002e0c:	1000017c 	.word	0x1000017c

1a002e10 <Gamepad_ReportDescSize>:
1a002e10:	ffff002d                                -...

1a002e14 <Gamepad_ReportDescriptor>:
1a002e14:	05090105 010501a1 31093009 ff250015     .........0.1..%.
1a002e24:	08750295 09050281 06290119 01250015     ..u.......)...%.
1a002e34:	01750695 01950281 01810275 ffffffc0     ..u.....u.......

1a002e44 <USB_DeviceDescriptor>:
1a002e44:	02000112 40000000 00861fc9 02010100     .......@........
1a002e54:	ffff0103                                ....

1a002e58 <USB_DeviceQualifier>:
1a002e58:	0200060a 40000000 ffff0001              .......@....

1a002e64 <USB_StringDescriptor>:
1a002e64:	04090304 004e0326 00500058 00530020     ....&.N.X.P. .S.
1a002e74:	006d0065 00630069 006e006f 00750064     e.m.i.c.o.n.d.u.
1a002e84:	00740063 0072006f 03220073 0050004c     c.t.o.r.s.".L.P.
1a002e94:	00310043 00780038 00200078 00410047     C.1.8.x.x. .G.A.
1a002ea4:	0045004d 00410050 00200044 0041031c     M.E.P.A.D. ...A.
1a002eb4:	00430042 00310044 00330032 00350034     B.C.D.1.2.3.4.5.
1a002ec4:	00370036 00390038 0048031a 00440049     6.7.8.9...H.I.D.
1a002ed4:	00470020 004d0041 00500045 00440041      .G.A.M.E.P.A.D.
1a002ee4:	                                          .

1a002ee6 <Keyboard_ReportDescSize>:
1a002ee6:	                                         ?.

1a002ee8 <Keyboard_ReportDescriptor>:
1a002ee8:	06090105 070501a1 e729e019 01250015     ..........)...%.
1a002ef8:	08950175 01950281 01810875 01750595     u.......u.....u.
1a002f08:	01190805 02910529 03750195 06950191     ....).....u.....
1a002f18:	00150875 07056525 65290019 ffc00081     u...%e....)e....

1a002f28 <InitClkStates>:
1a002f28:	01010f01                                ....

1a002f2c <pinmuxing>:
1a002f2c:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a002f3c:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a002f4c:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a002f5c:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a002f6c:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a002f7c:	00d50301 00d50401 00160107 00560207     ..............V.
1a002f8c:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a002f9c:	00570206                                ..W.

1a002fa0 <ExtRateIn>:
1a002fa0:	00000000                                ....

1a002fa4 <GpioButtons>:
1a002fa4:	08000400 09010900                       ........

1a002fac <GpioLeds>:
1a002fac:	01050005 0e000205 0c010b01              ............

1a002fb8 <GpioPorts>:
1a002fb8:	03030003 0f050403 05031005 07030603     ................
1a002fc8:	ffff0802                                ....

1a002fcc <OscRateIn>:
1a002fcc:	00b71b00                                ....

1a002fd0 <InitClkStates>:
1a002fd0:	00010100 00010909 0001090a 01010701     ................
1a002fe0:	00010902 00010906 0101090c 0001090d     ................
1a002ff0:	0001090e 0001090f 00010910 00010911     ................
1a003000:	00010912 00010913 00011114 00011119     ................
1a003010:	0001111a 0001111b                       ........

1a003018 <usbPLLSetup>:
1a003018:	0000601d 06167ffa 00000000 00000000     .`..............
1a003028:	1c9c3800 08040201 0f0f0f03 ffff00ff     .8..............

1a003038 <periph_to_base>:
1a003038:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a003048:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a003058:	000100e0 01000100 01200003 00060120     .......... . ...
1a003068:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a003078:	01820013 00120182 01a201a2 01c20011     ................
1a003088:	001001c2 01e201e2 0202000f 000e0202     ................
1a003098:	02220222 0223000d 001c0223              "."...#.#...

1a0030a4 <UART_BClock>:
1a0030a4:	01a201c2 01620182                       ......b.

1a0030ac <UART_PClock>:
1a0030ac:	00820081 00a200a1                       ........

1a0030b4 <gpioPinsInit>:
1a0030b4:	02000104 00050701 05010d03 04080100     ................
1a0030c4:	02020002 02000304 00000403 04070002     ................
1a0030d4:	030c0300 09050402 05040103 04030208     ................
1a0030e4:	04020305 06040504 0802000c 03000b06     ................
1a0030f4:	00090607 07060503 060f0504 03030004     ................
1a003104:	02000404 00050404 06040502 04060200     ................
1a003114:	0c050408 05040a04 0003010e 14010a00     ................
1a003124:	010f0000 0d000012 00001101 0010010c     ................
1a003134:	07070300 000f0300 01000001 00000000     ................
1a003144:	000a0600 08060603 06100504 04030005     ................
1a003154:	03000106 04090400 04010d05 010b0000     ................
1a003164:	0200000f 00000001 00010104 02010800     ................
1a003174:	01090000 09010006 05040002 04010200     ................
1a003184:	02020105 02020504 0e00000a 01000b02     ................
1a003194:	000c020b ffff0c01 00061a80 0000000a     ................

1a0031a4 <lpcUarts>:
1a0031a4:	40081000 06020406 00180205 40081000     ...@...........@
1a0031b4:	09070509 00180706 40082000 00000000     ......... .@....
1a0031c4:	00190000 400c1000 07060107 001a0602     .......@........
1a0031d4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a0031e4:	02020302 001b0204 5f425355 5f444948     ........USB_HID_
1a0031f4:	53554f4d 00000d45 5f425355 5f444948     MOUSE...USB_HID_
1a003204:	4259454b 4452414f 0000000d 5f425355     KEYBOARD....USB_
1a003214:	5f444948 454e4547 0d434952 00000000     HID_GENERIC.....
1a003224:	5f425355 5f434443 54524155 0000000d     USB_CDC_UART....
1a003234:	5f425355 5f43534d 56495244 00000d45     USB_MSC_DRIVE...
1a003244:	6f727245 79202c72 6d20756f 20747375     Error, you must 
1a003254:	20657375 61762061 2064696c 20425355     use a valid USB 
1a003264:	69766564 63206563 7373616c 0000000d     device class....

1a003274 <__sf_fake_stderr>:
	...

1a003294 <__sf_fake_stdin>:
	...

1a0032b4 <__sf_fake_stdout>:
	...

1a0032d4 <_global_impure_ptr>:
1a0032d4:	10000094                                ....
