LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

entity control is
	port(
	botder: in std_logic;
	botizq: in std_logic;
	botarr: in std_logic;
	botaba: in std_logic;
	corx: out integer; 
	cory: out integer	
	);
end control;


architecture BeH of control is
	signal counter_x: integer:=0;
	signal counter_y: integer:=0;
begin
	process (counter_x, counter_y, botder, botizq, botarr, botaba)
	begin
	if (botder= '1' and counter_x < 634) then 
		counter_x <= counter_x+1;
	elsif botizq= '1' and counter_x > 0 then 
		counter_x <= counter_x-1;
	elsif botaba= '1' and counter_y < 634 then 
		counter_y <= counter_y+1; 
	elsif botarr= '1' and counter_y > 0 then 
						 counter_y <= counter_y-1; 
	else 	
		counter_y<= counter_y;
		counter_x <= counter_x;
	end if; 
		end process;
		corx <= counter_x; 
		cory <= counter_y;
end BeH;