[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS568230RJER production of TEXAS INSTRUMENTS from the text:I-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 106065707580859095100\nD034VVIN=6V,   V OUT=5V,FSW=600kHz\nVVIN=8.4V,V OUT=5V,FSW=600kHz\nVVIN=12V, V OUT=5V,FSW=600kHz\nCINL\nFBVIN\nVIN\nEN\nCssSSTPS568230\nAGND GNDPGOODSW\nVBST\nMODE\nC1VCC\nR5COUT\n  R1  \nR2VOUT  RM_LRM_HVCC\nPGOODCBST\nCould be floating\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nTPS568230 4.5-Vto18-VInput, 8-ASynchronous Step-Down Voltage Regulator\n11Features\n1•Input voltage range: 4.5Vto18V\n•D-CAP3 ™architecture control forfasttransient\nresponse\n•Output voltage range: 0.6Vto7V\n•0.6-V ±1%reference voltage (25°C)\n•Supports 8-Acontinuous output current\n•Integrated 19.5-mΩand9.5-mΩRDS(on) internal\npower MOSFET\n•ULQ ™(Ultra Low Quiescent current) feature to\nenable long battery life\n•Selectable operation modes:\n–Forced continuous conduction mode (FCCM)\n–Out-of-Audio ™(OOA) Mode\n–Advanced Eco-Mode ™\n•Selectable 600-kHz, 800-kHz and1-MHz\nswitching frequency\n•Supports upto90% duty operation\n•Adjustable softstart time bySSpin\n•Power good output\n•Built-in output discharge function\n•Cycle-by-cycle over current protection\n•Non-latched forfault protection\n•Small 3.0-mm ×3.0-mm HotRod ™QFN package\n2Applications\n•Digital TV,set-top box, gaming consoles\n•Server, storage andnetworking point-of-load\n•Industrial PCandfactory automation applications\n•Distributed power systems with typical 5-V, 12-V,\n15-V input3Description\nThe TPS568230 isacost effective, high-voltage\ninput, high efficiency synchronous buck converter\nwith integrated MOSFETs.\nTheTPS568230 hastheULQ ™(Ultra Low Quiescent\ncurrent) feature toenable low-bias current. Itoperates\nwith supply input voltage from 4.5Vto18V.Ituses\nDCAP3 ™control mode toprovide fast transient\nresponse, good line, load regulation, norequirement\nfor external compensation, and support low\nequivalent series resistance (ESR) output capacitors\nsuch asspecialty polymer andultra-low ESR ceramic\ncapacitors.\nThe TPS568230 provides complete Over-voltage,\nUnder-voltage, Over-current, Over-temperature and\nUnder-voltage lock-out protections. Itiscombined\npower good signal ,output discharge function and\nlarge duty operation feature.\nTPS568230 isequipped with aMODE pintoselect\nthe desirable mode ofoperation. Toattain high\nefficiency atlight load, OOA mode and Advanced\nEco-mode ™could beselected. OOA mode willnot\nallow thepart togobelow audible frequency (below\n25kHz switching frequency ).FCCM isalso available\ntosupport tight output voltage ripple requirement.\nThe TPS568230 supports both internal and external\nsoft-start time option. The internal fixed soft-start time\nis1.3 ms. Longer soft-start time can beget by\nconnecting theexternal capacitor onSSpin.\nThe TPS568230 isavailable ina20-pin 3.0-mm x\n3.0-mm HotRod ™ package and the junction\ntemperature isspecified from -40oCto125oC.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS568230 VQFN (20) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Efficiency vsOutput Current ECO-mode\n2TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings ............................................................ 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 13\n7.3 Feature Description ................................................. 147.4 Device Functional Modes ........................................ 16\n8Application andImplementation ........................ 18\n8.1 Application Information ............................................ 18\n8.2 Typical Application ................................................. 18\n9Power Supply Recommendations ...................... 24\n10Layout ................................................................... 24\n10.1 Layout Guidelines ................................................. 24\n10.2 Layout Example .................................................... 24\n11Device andDocumentation Support ................. 25\n11.1 Device Support .................................................... 25\n11.2 Receiving Notification ofDocumentation Updates 25\n11.3 Community Resources .......................................... 25\n11.4 Trademarks ........................................................... 25\n11.5 Electrostatic Discharge Caution ............................ 25\n11.6 Glossary ................................................................ 25\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision B(March 2019) toRevision C Page\n•Added VENHminvalue 1.21V .................................................................................................................................................. 6\n•Changed VENHtypical value from 1.2V to1.31V .................................................................................................................... 6\n•Changed VENLminvalue from 0.8V to0.95V ......................................................................................................................... 6\n•Changed VENLtypical value from 1.05V to1.11V .................................................................................................................... 6\n•Added VENLmax value 1.19V ................................................................................................................................................ 6\nChanges from Revision A(February 2019) toRevision B Page\n•Changed SWnegative voltage forDCchange from -2Vto-1V............................................................................................. 4\nChanges from Original (October 2018) toRevision A Page\n•Changed marketing status from Advance Information toproduction data. ............................................................................ 1\n4\n3\nSWGND GND PGOODSW SW GND\nVIN\nVIN\nVIN671920VCC\n1617184\n367\n12\n1115\n14\n13\n4\n367\n4\n51\n2\n3\n4\n36776 1098BST\nVINNC\nMODE\nFB\nEN\nSS\nNCGND AGND\n3TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated5PinConfiguration andFunctions\nRJE Package\n20-Pin VQFN\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBST 1 ISupply input forthegate drive voltage ofthehigh-side MOSFET. Connect thebootstrap capacitor between\nBST andSW, 0.1uF isrecommended.\nVIN 2,3,4,5 PInput voltage supply pinforthecontrol circuitry. Connect theinput decoupling capacitors between VINand\nGND.\nSW 6,19,20 O Switch node terminal. Connect theoutput inductor tothispin.\nGND 7,8,18,Pad G Power GND terminal forthecontroller circuit andtheinternal circuitry.\nPGOOD 9 OOpen drain power good indicator. Itisasserted lowifoutput voltage isoutofPGOOD threshold, over\nvoltage orifthedevice isunder thermal shutdown, ENshutdown orduring softstart.\nSS 11 ISoft-start time selection pin.Connecting anexternal capacitor sets thesoft-start time andifnoexternal\ncapacitor isconnected, thesoft-start time isabout 1.3ms.\nNC 10,16 Notconnect. Can beconnected toGND plane forbetter thermal achieved.\nEN 12 IEnable pinofbuck converter. ENpinisadigital input pin,decides turnonoroffbuck converter. Internal\npulldown current todisable converter ifleave thispinopen.\nAGND 13 G Ground ofinternal analog circuitry. Connect AGND toGND plane with ashort trace.\nFB 14 IConverter feedback input. Connect tothecenter tapoftheresistor divider between output voltage and\nAGND.\nMODE 15 ISwitching frequency andlight load operation mode selection pin.Connect thispintoaresistor divider from\nVCC andAGND, thedifferent MODE options areshown inTable 1\nVCC 17 O5.0-V internal VCC LDO output. This pinsupplies voltage totheinternal circuitry andgate driver. Bypass\nthispinwith a1-μFcapacitor.\n4TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nInput voltageVIN –0.3 22 V\nVBST –0.3 27 V\nVBST-SW –0.3 6 V\nMODE, FB,SS –0.3 6 V\nEN –0.3 4 V\nGND, AGND –0.3 0.3 V\nOutput voltageSW –1 22 V\nSW(10-ns transient) –3 23 V\nPGOOD –0.3 6 V\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000 V\nCharged-device model (CDM), perJEDEC specification JESD22- VC101(2)±500 V\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nInput voltageVIN 4.5 18 V\nVBST –0.3 23 V\nVBST-SW –0.3 5.5 V\nMODE, FB,SS –0.3 5.5 V\nEN –0.3 3.6 V\nGND, AGND –0.3 0.3 V\nOutput voltageSW –1 18 V\nSW(10-ns transient) –3 19 V\nPGOOD –0.3 5.5 V\nIOUT Output current 8 A\nTJ Operating junction temperature –40 125 °C\n5TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report.6.4 Thermal Information\nTHERMAL METRIC(1)TPS568230\nUNIT RJE (VQFN)\n20PINS\nRθJA Junction-to-ambient thermal resistance 44.9 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 32.3 °C/W\nRθJB Junction-to-board thermal resistance 13.3 °C/W\nψJT Junction-to-top characterization parameter 1.3 °C/W\nψJB Junction-to-board characterization parameter 13.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 16.1 °C/W\n6.5 Electrical Characteristics\nTJ=-40°Cto125°C,VVIN=12V,unless otherwise noted\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\nSUPPLY CURRENT\nVIN Input voltage range VIN 4.5 18 V\nIVIN VINsupply current Noload, VEN=3.3V, non-switching 105 uA\nIVINSDN Shutdown supply current Noload, VEN=0V 2 uA\nVCC OUTPUT\nVCC VCC output voltageVVIN>5.0V 4.85 5 5.15 V\nVVIN=4.5V 4.5 V\nICC VCC current limit 20 mA\nFEEDBACK VOLTAGE\nVFB FBvoltageTJ=25°C 594 600 606 mV\nTJ=-40°Cto125°C 592 600 611 mV\nDUTY CYCLE andFREQUENCY CONTROL\nFSW Switching frequency TJ=25°C,FSW=600kHz,Vo=1V 600 kHz\nTON(MIN) SWminumum ontime TJ=25°C 60 ns\nTOFF(MIN) SWminimum offtime VFB=0.5V 190 ns\nMOSFET andDRIVERS\nRDS(ON)H High side switch resistance TJ=25°C 19.5 mΩ\nRDS(ON)L Low side switch resistance TJ=25°C 9.5 mΩ\nOOA FUNCTION\nTOOA OOA mode operation period 28 us\nOUTPUT DISCHARGE andSOFT START\nRDIS Discharge resistance TJ=25°C,VEN=0V 420 Ω\nTSS Soft start time Internal soft-start time,SS floating 1.3 ms\nISS Soft start charge current 5 uA\nPOWER GOOD\nTPGDLY PGstart-up delay PGfrom lowtohigh 1 ms\nVPGTH PGthresholdVFB falling (fault) 85 %\nVFB rising (good) 90 %\nVFB rising (fault) 115 %\nVFB falling (good) 110 %\nVPG_L PGsink current capability IOL=4mA 0.4 V\nIPGLK PGleak current VPGOOD =5.5V 1 uA\nCURRENT LIMIT\nIOCL Over current threshold Valley current setpoint 8.1 9.8 12 A\n6TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=-40°Cto125°C,VVIN=12V,unless otherwise noted\nPARAMETER TEST CONDITION MIN TYP MAX UNIT\n(1) Notproduction testedINOCL Negative over current threshold 3.9 A\nLOGIC THRESHOLD\nVENH ENhigh-level input voltage 1.21 1.31 1.4 V\nVENL ENlow-level input voltage 0.95 1.11 1.19 V\nIEN Enable internal pulldown current VEN=0.8V 2 µA\nOUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION\nVOVP OVP tripthreshold 125 %\ntOVPDLY OVP prop deglitch TJ=25°C 20 us\nVUVP UVP tripthreshold 60 %\ntUVPDLY UVP prop deglitch 256 us\nTUVPDELOutput hiccup delay relative to\nSStime256 us\nTUVPENOutput hiccup enable delay\nrelative toSStime7 cycle\nUVLO\nVUVLOVIN VINUVLO thresholdWake up 4.2 4.4 V\nShutdown 3.6 3.8 V\nHysteresis 0.4 V\nOVER TEMPERATURE PROTECTION\nTOTP OTP tripthreshold(1)Shutdown temperature 150 °C\nTOTPHSY OTP hysteresis(1)Hysteresis 20 °C\nJunction Temperature (OC)EN Off Voltage (V)\n-50 -20 10 40 70 100 1301.061.071.081.091.11.111.12\nD005\nJunction Temperature (OC)High-Side R DS(on) (m:)\n-50 -20 10 40 70 100 1301517.52022.52527.5\nD011\nJunction Temperature (OC)VFB Feedbacvk Voltage (mV)\n-50 -20 10 40 70 100 130590595600605610615\nD003\nJunction Temperature (OC)EN On Voltage (V)\n-50 -20 10 40 70 100 1301.261.281.31.321.341.36\nD004\nJunction Temperature (OC)Supply Current (uA)\n-50 -20 10 40 70 100 130104106108110112114116118120\nD001\nJunction Temperature (OC)Supply Current (uA)\n-50 -20 10 40 70 100 1301.51.7522.252.52.753\nD002\n7TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated6.6 Typical Characteristics\nTJ=-40oCto125oC,VVIN=12V(unless otherwise noted)\nVEN=3.3V\nFigure 1.Supply Current vsJunction TemperatureVEN=0V\nFigure 2.Shutdown Current vsTemperature\nFigure 3.Feedback Voltage vsJunction Temperature Figure 4.Enable OnVoltage vsJunction Temperature\nFigure 5.Enable OffVoltage vsJunction Temperature Figure 6.High-Side RDS(on)vsJunction Temperature\nJunction Temperature (OC)Valley Current Limit (A)\n-50 -20 10 40 70 100 13099.49.810.210.611\nD009\nJunction Temperature (OC)Soft-start Time (ms)\n-50 -20 10 40 70 100 1301.251.271.291.311.331.35\nD010\nJunction Temperature (OC)UVP Threshold (%)\n-50 -20 10 40 70 100 130596061626364\nD007\nJunction Temperature (OC)Discharge Resistor ( :)\n-50 -20 10 40 70 100 130415420425430435440\nD008\nJunction Temperature (OC)Low-side R DS(on) (m:)\n-50 -20 10 40 70 100 1306810121416\nD012\nJuncition Temperature (OC)OVP Threshold (%)\n-50 -20 10 40 70 100 130120122124126128130\nD006\n8TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VVIN=12V(unless otherwise noted)\nFigure 7.Low-Side RDS(on) vsJunction Temperature Figure 8.OVP Threshold vsJunction Temperature\nFigure 9.UVP Threshold vsJunction Temperature Figure 10.Discharge Resistor vsJunction Temperature\nFigure 11.Valley Current Limit vsJunction Temperature Figure 12.Soft-Start Time vsJunction Temperature\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD031VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD032VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD029VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 10404550556065707580859095100\nD030VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 10404550556065707580859095100\nD027 D027VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 100102030405060708090100\nD028VVIN=12V, V OUT=1V\nVVIN=12V, V OUT=3.3V\nVVIN=12V, V OUT=5V\n9TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VVIN=12V(unless otherwise noted)\nFigure 13.Efficiency, Eco-mode, FSW=600kHz Figure 14.Efficiency, OOA-mode, FSW=600kHz\nFigure 15.Efficiency, FCCM, FSW=600kHz Figure 16.Efficiency, Eco-mode, FSW=1MHz\nFigure 17.Efficiency, OOA-mode, FSW=1MHz Figure 18.Efficiency, FCCM, FSW=1MHz\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700800900\nD038VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700800900\nD039VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700\nD036VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 10400500600700800\nD037VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Load Regulation (%)\n0.001 0.01 0.1 1 10-1-0.8-0.6-0.4-0.200.20.40.60.81\nD035VVIN=6V,   V OUT=5V\nVVIN=8.4V,V OUT=5V\nVVIN=12V, V OUT=5V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 100100200300400500600700\nD023VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\n10TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VVIN=12V(unless otherwise noted)\nFigure 19.Load Regulation, Eco-mode, FSW=600kHz Figure 20.FSWLoad Regulation, Eco-mode, FSW=600kHz\nFigure 21.FSWLoad Regulation, OOA-mode, FSW=600kHz Figure 22.FSWLoad Regulation, FCCM, FSW=600kHz\nFigure 23.FSWLoad Regulation, Eco-mode, FSW=800kHz Figure 24.FSWLoad Regulation, OOA-mode, FSW=800kHz\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 1050060070080090010001100\nD045VVIN=12V,V OUT=1V\nVVIN=12V,V OUT=3.3V\nVVIN=12V,V OUT=5V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 107008009001000110012001300\nD046VVIN=12V,V OUT=1V\nVVIN=12V,V OUT=3.3V\nVVIN=12V,V OUT=5V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 105006007008009001000\nD040VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Switching Frequency (kHz)\n0.001 0.01 0.1 1 10400500600700800\nD044VVIN=12V,V OUT=1V\nVVIN=12V,V OUT=3.3V\nVVIN=12V,V OUT=5V\n11TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedTypical Characteristics (continued)\nTJ=-40oCto125oC,VVIN=12V(unless otherwise noted)\nFigure 25.FSWLoad Regulation, FCCM, FSW=800kHz Figure 26.FSWLoad Regulation, FCCM, FSW=600kHz\nFigure 27.FSWLoad Regulation, FCCM, FSW=800kHz Figure 28.FSWLoad Regulation, FCCM, FSW=1MHz\n12TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS568230 is8-A integrated FET synchronous buck converter which operates from 4.5V to18V input\nvoltage (VIN),and theoutput isfrom 0.6V to7V. The proprietary D-CAP3 ™mode enables low external\ncomponent count, ease ofdesign, optimization ofthepower design forcost, size andefficiency. The keyfeature\noftheTPS568230 isultra-low quiescent current (ULQ ™)mode. This feature isbeneficial forlong battery lifein\nsystem standby mode. Thedevice employs D-CAP3 ™mode control thatprovides fasttransient response with no\nexternal compensation components andanaccurate feedback voltage. The control topology provides seamless\ntransition between CCM operating mode athigher load condition and DCM operation atlighter load condition.\nEco-mode ™allows theTPS568230 tomaintain high efficiency atlight load. OOA (out ofaudio) mode makes\nswitching frequency above audible frequency larger than 25kHz, even there isnoloading atoutput side. FCCM\nmode hastheconstant switching frequency atboth light andheavy load. TheTPS568230 isable toadapt toboth\nlowequivalent series resistance (ESR) output capacitors such asPOSCAP orSP-CAP, and ultra-low ESR\nceramic capacitors.\nSWXCON\n+\n+ THOK\n150°C /20°CVINVBSTVCC\nGNDPWMUV+\nSS0.6 VFB+\n+PGOOD\nControl Logic \nx\x03On/Off time\nx\x03Minimum On/Off\nx\x03TON Extension\nx\x03OVP/UVP/TSD\nx\x03OOA/SKIP/FCCM\nx\x03Soft-Start\nx\x03PGOODLDO\n+\n++OV+\n4.2 V / \n3.8 VVREGOK\nENUV threshold\nOV thresholdPG low \nthresholdPG high \nthreshold\nEN thresholdDelay\nRipple injection\nInternal SS SW\n+\n++\n+\nOCL\nNOCLZC+One shotVIN\nMODEAGNDSS\nLight load operation  \n/Switching frequency setDischarge control\n13TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.2 Functional Block Diagram\n) A ( I) V (V) nF (CT\nssREF ss\nssPu \nOUTOUTpCL21f\nuu S u \n14TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 PWM Operation andD-CAP3 ™Control\nThe main control loop ofthebuck isadaptive on-time pulse width modulation (PWM) controller that supports a\nproprietary DCAP3 ™mode control. The DCAP3 ™mode control combines adaptive on-time control with an\ninternal compensation circuit forpseudo-fixed frequency and lowexternal component count configuration with\nboth low-ESR and ceramic output capacitors. Itisstable even with virtually noripple attheoutput. The\nTPS568230 also includes anerror amplifier thatmakes theoutput voltage very accurate.\nAtthebeginning ofeach cycle, thehigh-side MOSFET isturned on.This MOSFET isturned offafter internal\none-shot timer expires. This one-shot duration issetproportional totheoutput voltage, VOUT,and isinversely\nproportional totheconverter input voltage, VIN,tomaintain apseudo-fixed frequency over theinput voltage\nrange, hence itiscalled adaptive on-time control. The one-shot timer isreset and thehigh-side MOSFET is\nturned onagain when thefeedback voltage falls below thereference voltage. Aninternal ripple generation circuit\nisadded toreference voltage foremulating theoutput ripple, this enables theuse ofvery low-ESR output\ncapacitors such asmulti-layered ceramic caps (MLCC). Noexternal current sense network orloop compensation\nisrequired forDCAP3 ™control topology.\nForanycontrol topology that iscompensated internally, there isarange oftheoutput filter itcansupport. The\noutput filter used with theTPS568230 isalow-pass L-C circuit. This L-C filter has adouble-pole frequency\ndescribed inEquation 1.\n(1)\nAtlowfrequency, theoverall loop gain issetbytheoutput set-point resistor divider network andtheinternal gain\noftheTPS568230. The low-frequency L-C double pole has a180 degree drop inphase. Attheoutput filter\nfrequency, thegain rolls offata–40dBperdecade rate and thephase drops rapidly. The internal ripple\ngeneration network introduces ahigh-frequency zero that reduces thegain rollofffrom –40dBto–20dBper\ndecade andleads the90degree phase boost. The internal ripple injection high-frequency zero isrelated tothe\nswitching frequency. The crossover frequency oftheoverall system should usually betargeted tobeless than\none-third oftheswitching frequency (FSW).\n7.3.2 Soft Start\nTheTPS568230 hasaninternal 1.3-ms softstart, andalso anexternal SSpinisprovided forsetting higher soft-\nstart time ifneeded. When theENpinbecomes high, thesoft-start function begins ramping upthereference\nvoltage tothePWM comparator.\nIftheapplication needs alarger softstart time, itcanbesetbyconnecting acapacitor onSSpin.When theEN\npinbecomes high, thesoft-start charge current (ISS)begins charging theexternal capacitor (CSS)connected\nbetween SSand AGND. The devices tracks thelower oftheinternal soft-start voltage ortheexternal soft-start\nvoltage asthereference. Theequation forthesoft-start time (TSS)isshown inEquation 2:\n(2)\nwhere\n•VREFis0.6VandISSis5μA\n7.3.3 Large Duty Operation\nThe TPS568230 can support large duty operations byitsinternal TONextension function. When theVIN/VOUT\n<1.6,andtheVFBislower than internal VREF,theTONwillbeextended toimplement thelarge duty operation and\nalso improve theperformance oftheload transient performance.\n7.3.4 Power Good\nThe Power Good (PGOOD) pinisanopen-drain output. Once theVFBisbetween 90% and 110% ofthetarget\noutput voltage, thePGOOD isde-asserted and floats after a1-ms de-glitch time. A100 kΩpullup resistor is\nrecommended topullthevoltage uptoVCC. ThePGOOD pinispulled lowwhen:\n15TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFeature Description (continued)\n•theFBpinvoltage islower than 85% orgreater than 115% ofthetarget output voltage\n•inanOVP, UVP, orthermal shutdown event\n•during thesoft-start period.\n7.3.5 Over Current Protection andUndervoltage Protection\nTheTPS568230 hastheover current protection andundervoltage protection. Theoutput over current limit (OCL)\nisimplemented using acycle-by-cycle valley detect circuit. The switch current ismonitored during theOFF state\nbymeasuring thelow-side FET drain tosource voltage. This voltage isproportional totheswitch current. To\nimprove accuracy, thevoltage sensing istemperature compensated.\nDuring theon-time ofthehigh-side FET switch, theswitch current increases atalinear rate determined byVIN,\nVOUT,theon-time and theoutput inductor value. During theon-time ofthelow-side FET switch, thiscurrent\ndecreases linearly. The average value oftheswitch current istheload current IOUT.Ifthemonitored current is\nabove theOCL level, theconverter maintains low-side FET onanddelays thecreation ofanew setpulse, even\nthevoltage feedback loop requires one, until thecurrent level becomes OCL level orlower. Insubsequent\nswitching cycles, theon-time issettoafixed value andthecurrent ismonitored inthesame manner.\nThere aresome important considerations forthistype ofover current protection. When theload current ishigher\nthan theover current threshold byonehalfofthepeak-to-peak inductor ripple current, theOCL istriggered and\nthecurrent isbeing limited, theoutput voltage tends todrop because theload demand ishigher than what the\nconverter can support. When theoutput voltage falls below 60% ofthetarget voltage, theUVP comparator\ndetects it,thedevice willshut offafter await time of256us and then re-start after thehiccup time (typically\n7*Tss). When theover current condition isremoved, theoutput willberecovered.\n7.3.6 Over Voltage Protection\nTheTPS568230 hastheover voltage protection feature. When theoutput voltage becomes higher than 125% of\nthetarget voltage, theOVP comparator output goes high, theoutput willbedischarged after await time of20µs.\nWhen theover voltage condition isremoved, theoutput voltage willberecovered.\n7.3.7 UVLO Protection\nUndervoltage Lockout protection (UVLO) monitors theVINpower input. When thevoltage islower than UVLO\nthreshold voltage, thedevice isshut offandoutput isdischarged. This isanon-latch protection.\n7.3.8 Output Voltage Discharge\nThe TPS568230 hasthedischarge function byusing internal MOSFET about 420ΩRDS(on) ,which isconnected\ntotheoutput terminal SW. Thedischarge isslow duetothelower current capability oftheMOSFET.\n7.3.9 Thermal Shutdown\nThe TPS568230 monitors theinternal dietemperature. Ifthetemperature exceeds thethreshold value (typically\n150°C),thedevice isshut offand theoutput willbedischarged. This isanon-latched protection, thedevice\nrestarts switching when thetemperature goes below thethermal shutdown threshold.\n-IN OUT OUT\nOUT(LL)\nOUT SW IN(V V ) × V 1I = ×2 × L × F V\n16TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Light Load Operation\nTPS568230 hasaMODE pinwhich cansetup three different modes ofoperation forlight load running and600\nkHz/800 kHz/1 MHz switching frequency atheavy load .The light load running includes Out-of-Audio mode ,\nAdvanced Eco-mode andForce CCM mode.\n7.4.2 Advanced Eco-mode ™Control\nTheadvanced Eco-mode ™control scheme tomaintain high light load efficiency. Astheoutput current decreases\nfrom heavy load conditions, theinductor current isalso reduced and eventually comes toapoint where the\nrippled valley touches zero level, which istheboundary between continuous conduction and discontinuous\nconduction modes. The rectifying MOSFET isturned offwhen thezero inductor current isdetected. Astheload\ncurrent further decreases, theconverter runs intodiscontinuous conduction mode. Theon-time iskept almost the\nsame asitwas inthecontinuous conduction mode sothatittakes longer time todischarge theoutput capacitor\nwith smaller load current tothelevel ofthereference voltage. This makes theswitching frequency lower,\nproportional totheload current, and keeps thelight load efficiency high. The light load current where the\ntransition toEco-mode ™operation happens (IOUT(LL) )canbecalculated from Equation 3.\n(3)\nAfter identifying theapplication requirements, design theoutput inductance (LOUT)sothat theinductor peak-to-\npeak ripple current isapproximately between 20% and30% oftheIOUT(max) (peak current intheapplication). Itis\nalso important tosize theinductor properly sothat thevalley current does nothitthenegative low-side current\nlimit.\n7.4.3 OutofAudio Mode\nOut-of-Audio (OOA) light-load mode isaunique control feature thatkeeps theswitching frequency above audible\nfrequency towards avirtual no-load condition. During Out-of-Audio operation, theOOA control circuit monitors\nthestates ofboth high-side andlow-side MOSFETs andforces them switching ifboth MOSFETs areoffformore\nthan 28μs.When both high-side and low-side MOSFETs areoffformore than 28μsduring alight-load\ncondition, thelowside FET willbeonfordischarge tillreverse OChappens oroutput voltage drops totrigger the\nhigh-side FET on.This mode initiates onecycle ofthelow-side MOSFET andthehigh-side MOSFET turning on.\nThen, both MOSFETs stay turned offwaiting foranother 28μs.\nIftheMODE pinisselected tooperate inOOA mode, when thedevice works atlight load, theminimum\nswitching frequency isabove 25kHzwhich avoids theaudible noise inthesystem.\n7.4.4 Force CCM Mode\nForce CCM(FCCM) mode keeps theconverter tooperate incontinuous conduction mode during light-load\nconditions and allows theinductor current tobecome negative. During FCCM mode, theswitching frequency\n(FSW)ismaintained atanalmost constant level over theentire load range, which issuitable forapplications\nrequiring tight control oftheswitching frequency and output voltage ripple atthecost oflower efficiency under\nlight load.\n7.4.5 Mode Selection\nThe device reads thevoltage ontheMODE pinduring start-up andlatches onto oneoftheMODE options listed\nbelow inTable 1.The voltage ontheMODE pincanbesetbyconnecting thispintothecenter tapofaresistor\ndivider connected between VCC andAGND. Aguideline forthetopresistor (RM_H)andthebottom resistor (RM_L)\nisshown inTable 1,and 1%resistors arerecommended. Itisimportant that thevoltage fortheMODE pinis\nderived from theVCC railonly since internally thisvoltage isreferenced todetect theMODE option. The MODE\npinsetting canbereset only byaVINpower cycling orENtoggle.\n \nEN \nVCC \nMODE \nVOUT \nPGOOD MODE1 MODE9 \n500us 100us Tss EN threshold \n1.2V \nVCC UVLO \n4.2V \n90% VOUT \n1ms \n17TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTable 1.MODE PinResistor Settings\nRM_H(kΩ) RM_L(kΩ) LIGHT LOAD OPERATION SWITCHING FREQUENCY (kHz)\n330 5.1 Eco-mode 600\n330 15 Eco-mode 800\n330 27 Eco-mode 1000\n300 43 OOA mode 600\n150 33 OOA mode 800\n160 51 OOA mode 1000\n110 51 FCCM 600\n75 51 FCCM 800\n51 51 FCCM 1000\nFigure 29below shows thetypical start-up sequence ofthedevice once theenable signal crosses theENturnon\nthreshold. After thevoltage onVCC crosses therising UVLO threshold ittakes about 500us toread thefirst\nmode setting and approximately 100us from there tofinish thelast mode setting. The output voltage starts\nramping after themode reading isdone.\nFigure 29.Power-Up Sequence\n7.4.6 Standby Operation\nTheTPS568230 canbeplaced instandby mode bypulling theENpinlow. Thedevice operates with ashutdown\ncurrent of2µAwhen instandby condition. ENpinispulled lowinternally, when float, thepart isdisabled by\ndefault.\n18TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe schematic ofFigure 30shows atypical application forTPS568230 with 1-Voutput. This design converts an\ninput voltage range of4.5Vto18Vdown to1Vwith amaximum output current of8A.\n8.2 Typical Application\nFigure 30.1-V,8-AReference Design with Eco-mode, FSW=600kHz\n8.2.1 Design Requirements\nTable 2liststhedesign parameters forthisexample.\nTable 2.Design Parameters\nPARAMETER CONDITIONS MIN TYP MAX UNIT\nOUTPUT\nVOUT Output voltage 1 V\nIOUT Output current 8 A\nΔVOUT Transient response 0A-8Aload step,2.5A/us ±40 mV\nVIN Input voltage 4.5 12 18 V\nVOUT(ripple) Output voltage ripple 18 mV(P-P)\nFSW Switching frequency 600 kHz\nLight load operating mode Eco-mode\nTA Ambient temperature 25 °C\n2III)ripple( L\nOUT)peak( L \x0e \n\x0b \x0c¸¸¸\n¹·\n¨¨¨\n©§\n¸¸\n¹·\n¨¨\n©§\nuu\x10 uu\x0e  2\nSW OUT (max)INOUT (max)IN OUT\nOUT2\nRMSLFL V)V V(V\n121I I\n)RR1 ( 6 . 0 V\nLOWERUPPER\nOUT \x0eu \n19TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\n8.2.2.1 External Component Selection\n8.2.2.1.1 Output Voltage SetPoint\nTochange theoutput voltage oftheapplication, itisnecessary tochange thevalue oftheupper feedback\nresistor. Bychanging thisresistor theuser canchange theoutput voltage above 0.6V.See Equation 4\n(4)\n8.2.2.1.2 Inductor Selection\nThe inductor ripple current isfiltered bytheoutput capacitor. Ahigher inductor ripple current means theoutput\ncapacitor should have aripple current rating higher than the inductor ripple current. See Table 3for\nrecommended inductor values.\nThe RMS and peak currents through theinductor can becalculated using Equation 5and Equation 6.Itis\nimportant thattheinductor israted tohandle these currents.\n(5)\n(6)\nDuring transient andshort-circuit conditions, theinductor current canincrease uptothecurrent limit ofthedevice\nsoitissafe tochoose aninductor with asaturation current higher than thepeak current under current limit\ncondition.\n/c40 /c41\nCIN(rms)IN(min) OUT OUT\nOUT\nIN(min) IN(min)V -V VI = I × ×V V\nOUT OUT\nIN(min)\nINripple IN SWI ×VC =V ×V ×F\n20TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.2.2.1.3 Output Capacitor Selection\nAfter selecting theinductor theoutput capacitor needs tobeoptimized. InDCAP3 ™,theregulator reacts within\none cycle tothechange intheduty cycle sothegood transient performance canbeachieved without needing\nlarge amounts ofoutput capacitance. Therecommended output capacitance range isgiven inTable 3.\nCeramic capacitors have very lowESR, otherwise themaximum ESR ofthecapacitor should beless than\nVOUT(ripple) /IOUT(ripple) .\nTable 3.Recommended Component Values\nVOUT(V) RLOWER (kΩ)RUPPER\n(kΩ)Fsw(kHz) LOUT(µH) COUT(min) (µF) COUT(max) (µF) CFF(PF)\n0.6 10 0600 0.47 66 500 -\n800 0.33 66 500 -\n1000 0.27 66 500 -\n1 30 20600 0.68 66 500 -\n800 0.47 66 500 -\n1000 0.33 66 500 -\n3.3 20 90600 1.5 66 500 47-330\n800 1.2 66 500 47-330\n1000 1 66 500 47-330\n5.0 30 220600 2.2 66 500 47-330\n800 1.5 66 500 47-330\n1000 1.2 66 500 47-330\n8.2.2.1.4 Input Capacitor Selection\nThe TPS568230 requires input decoupling capacitors onpower supply input VIN, and thebulk capacitors are\nneeded depending ontheapplication. Theminimum input capacitance required isgiven inEquation 7.\n(7)\nTIrecommends using ahigh-quality X5R orX7R input decoupling capacitors of40µFontheinput voltage pin\nVIN. The voltage rating ontheinput capacitor must begreater than themaximum input voltage. The capacitor\nmust also have aripple current rating greater than themaximum input current ripple oftheapplication. The input\nripple current iscalculated byEquation 8:\n(8)\nA1-µFceramic capacitor isneeded forthedecoupling capacitor onVCC pin.\nVIN (V)Line Regulation (%)\n46810121416 18-0.1-0.08-0.06-0.04-0.0200.020.040.060.080.1\nD021\nVIN (V)Line Regulation (%)\n46810121416 18-1-0.8-0.6-0.4-0.200.20.40.60.81\nD021\nVIN (V)Swtiching Frequency (kHz)\n46810121416 18200300400500600700800\nD025\nI-Load (A)Switching Frequency (kHz)\n01234567 80100200300400500600700\nD047VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\nI-Load (A)Efficiency (%)\n0.001 0.01 0.1 1 10404550556065707580859095\nD033VVIN=5V,   V OUT=1V,FSW=600kHz\nVVIN=8.4V,V OUT=1V,FSW=600kHz\nVVIN=12V, V OUT=1V,FSW=600kHz\nI-Load (A)Load Regulation (%)\n0.001 0.01 0.1 1 10-1-0.8-0.6-0.4-0.200.20.40.60.81\nD019VVIN=5V,   V OUT=1V\nVVIN=8.4V,V OUT=1V\nVVIN=12V, V OUT=1V\n21TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated8.2.3 Application Curves\nFigure 31through Figure 44apply tothecircuit ofFigure 30.VIN=12V.TJ=25°Cunless otherwise specified.\nFigure 31.Efficiency Curve Figure 32.Load Regulation\nIOUT=8A\nFigure 33.Switching Frequency vsInput Voltage Figure 34.Switching Frequency vsOutput Load\nFigure 35.Line Regulation,I OUT=0.01 A Figure 36.Line Regulation,I OUT=8A\nVin=10V/div\nIL=5A/divVout=1V/div\n4ms/div\nVin=10V/div\nIL=5A/divVout=1V/div\n4ms/div\nEN=2V/div\nIL=5A/divVout=1V/div\n400us/div\nEN=2V/div\nIL=5A/divVout=1V/div\n2ms/div\n200us/divVout=20mV/div (AC coupled)\nSW=5V/div \n2us/divVout=20mV/div (AC coupled)\nSW=5V/div \n22TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedFigure 37.Output Voltage Ripple, IOUT=0.01 A Figure 38.Output Voltage Ripple, IOUT=8A\nFigure 39.Start-Up Through EN,IOUT=4A\nFigure 40.Shut-down Through EN,IOUT=4A\nFigure 41.Start UpRelative toVINRising, IOUT=4AFigure 42.Start UpRelative toVINFalling, IOUT=4A\nVout=50mV/div (AC coupled)\nIout=5A/div\n200us/div\nIout=5A/div\n200us/divVout=50mV/div (AC coupled)\n23TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments IncorporatedSlew Rate=2.5A/us\nFigure 43.Transient Response, 0.8Ato7.2ASlew Rate=2.5A/us\nFigure 44.Transient Response, 0Ato8A\n VIN \n SW \n GND  GND  VOUT \n AGND \n24TPS568230\nSLVSEY5C –MARCH 2019 –REVISED AUGUST 2019 www.ti.com\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated9Power Supply Recommendations\nTheTPS568230 isintended tobepowered byawellregulated dcvoltage. Theinput voltage range is4.5to23V.\nTPS568230 isabuck converter. The input supply voltage must begreater than thedesired output voltage for\nproper operation. Input supply current must beappropriate forthedesired output current. Iftheinput voltage\nsupply islocated farfrom theTPS568230 circuit, additional input bulk capacitance isrecommended, typical\nvalues are100μFto470μF.\n10Layout\n10.1 Layout Guidelines\n•Recommend afour-layer PCB forgood thermal performance and with maximum ground plane. 3-inch ×3-\ninch, four-layer PCB with 2-oz copper isused asexample.\n•Place thedecoupling capacitors right across VINandVCC asclose aspossible.\n•Place output inductor andcapacitors with ICatthesame layer, SWrouting should beasshort aspossible to\nminimize EMI, and should beawidth plane tocarry bigcurrent, enough vias should beadded totheGND\nconnection ofoutput capacitor andalso asclose totheoutput pinaspossible.\n•Place BST resistor andcapacitor with ICatthesame layer, close toBST andSWplane, >15milwidth trace\nisrecommended toreduce lineparasitic inductance.\n•Feedback could be20mil and must berouted away from theswitching node, BST node orother high\nefficiency signal.\n•VINtrace must bewide toreduce thetrace impedance andprovide enough current capability.\n•Place multiple vias under thedevice near VIN and GND and near input capacitors toreduce parasitic\ninductance andimprove thermal performance\n10.2 Layout Example\nFigure 45shows therecommended top-side layout. Component reference designators arethesame asthe\ncircuit shown inFigure 30.Resistor divider forENisnotused inthecircuit ofFigure 30,butareshown inthe\nlayout forreference.\nFigure 45.Top-Layer Layout\n25TPS568230\nwww.ti.com SLVSEY5C –MARCH 2019 –REVISED AUGUST 2019\nProduct Folder Links: TPS568230Submit Documentation Feedback Copyright ©2019, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nD-CAP3, ULQ, Out-of-Audio, Eco-Mode, HotRod, DCAP3, Eco-mode, E2E aretrademarks ofTexas Instruments.\n11.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS568230RJER ACTIVE VQFN-HR RJE 203000RoHS & Green Call TI | SN | NIPDAU Level-2-260C-1 YEAR -40 to 125 568230Samples\nTPS568230RJET ACTIVE VQFN-HR RJE 20250RoHS & Green Call TI | SN | NIPDAU Level-2-260C-1 YEAR -40 to 125 568230Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 2-Aug-2022\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS568230RJER VQFN-\nHRRJE203000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS568230RJER VQFN-\nHRRJE203000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS568230RJET VQFN-\nHRRJE20250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS568230RJET VQFN-\nHRRJE20250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS568230RJER VQFN-HR RJE 203000 367.0 367.0 35.0\nTPS568230RJER VQFN-HR RJE 203000 367.0 367.0 35.0\nTPS568230RJET VQFN-HR RJE 20250 210.0 185.0 35.0\nTPS568230RJET VQFN-HR RJE 20250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN-HR - 1 mm max height RJE 20\nQUAD FLATPACK- NO LEAD 3 x 3, 0.45 mm pitch\n4224683/A\nNOTES:\n1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing\nper ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.PACKAGE OUTLINE\nwww.ti.com4223546  / B   08/2017VQFN-HR  - 1 mm max height\nPLASTIC QUAD FLATPACK- NO LEADRJE0020A \nA\n0.08 CB\nPKGPKG3.1\n2.9\n3.1\n2.9PIN 1 INDEX AREA\n1 MAX\nSEATING PLANEC\n0.05\n0.00\n156 10\n11\n15\n202X\n1.8\n20X 0.25\n0.15\n0.1 CBA\n0.05 C16X 0.452X 1.8\n(0.1) TYP\n16\n\x13\x11\x19\x1a\x18\x93\x13\x11\x14\x13\x11\x1a\x19\x93\x13\x11\x14\n21\n20X 0.5\n0.3(0.06)(0.018)DETAIL A\nCHAMFERS ARE OPTIONAL\nTYPICAL(0.25)\x0b\x17\x18\x83;\x13\x11\x13\x1b\x0c\x037<3\nSEE TERMINAL\nDETAIL A\nPIN 1 ID\nDETAIL BDETAIL B\nOPTIONAL PIN 10.25\n0.150.5\n0.3\nNOTES: (continued)\n4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments\nliterature number SLUA271  (www.ti.com/lit/slua271) .\n5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.EXAMPLE BOARD LAYOUT\n4223546  / B   08/2017\nwww.ti.comVQFN-HR  - 1 mm max height RJE0020A \nPLASTIC QUAD FLATPACK- NO LEAD\nPKG\nPKG\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 20X1\n6 10111520 16\n0.05 MAX\nALL AROUND\nMETAL\nSOLDER MASK\nOPENING0.05 MIN\nALL AROUNDSOLDER MASK\nOPENING\nMETAL UNDER\nSOLDER MASK\nSOLDER MASK DETAILSNON- SOLDER MASK\nDEFINEDSOLDER MASK\nDEFINED\n(PAD 21)5(2.8)16X (0.45)\n(2.8)(0.76)(0.675)\n20X (0.2)20X (0.6)\n21\n(R0.05) TYP(0.018)(0.06)\nEXPOSED METALEXPOSED METAL\nNOTES: (continued)\n6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate\ndesign recommendations..EXAMPLE STENCIL DESIGN\n4223546  / B   08/2017\nwww.ti.comVQFN-HR  - 1 mm max height RJE0020A \nPLASTIC QUAD FLATPACK- NO LEAD\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nPRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nPAD 21: 90%\nSCALE: 20XPKG\nPKG1\n6 10111520 16\n5(2.8)16X (0.45)\n(2.8)(0.018)(0.64)\n20X (0.2)20X (0.6)\n21(0.06)\n(R0.05) TYP(0.72)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS568230RJER

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 18V
  - Output Voltage Range: 0.6V to 7V
- **Current Ratings:**
  - Continuous Output Current: 8A
- **Power Consumption:**
  - Quiescent Current: 105 µA (no load, VEN=3.3V)
  - Shutdown Current: 2 µA (VEN=0V)
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
- **Package Type:**
  - 20-pin VQFN (3.0 mm x 3.0 mm)
- **Special Features:**
  - D-CAP3™ architecture for fast transient response
  - ULQ™ (Ultra Low Quiescent current) feature for battery life
  - Selectable operation modes: Forced Continuous Conduction Mode (FCCM), Out-of-Audio™ (OOA) Mode, Advanced Eco-Mode™
  - Adjustable soft-start time
  - Integrated over-voltage, under-voltage, over-current, and thermal protection
  - Power good output
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS568230** is a high-efficiency synchronous buck converter designed for step-down voltage regulation. It operates with an input voltage range of 4.5V to 18V and can provide an output voltage from 0.6V to 7V with a maximum continuous output current of 8A. The device features an integrated MOSFET design, which minimizes external component count and enhances efficiency.

#### Typical Applications:
The TPS568230 is suitable for a variety of applications, including:
- **Digital TVs and Set-Top Boxes:** Providing stable power supply for high-performance video processing.
- **Gaming Consoles:** Ensuring efficient power management for demanding graphics and processing tasks.
- **Server and Networking Equipment:** Used in point-of-load applications to deliver reliable power to processors and memory.
- **Industrial PCs and Factory Automation:** Powering control systems and sensors in industrial environments.
- **Distributed Power Systems:** Commonly used in systems requiring 5V, 12V, or 15V input voltages.

This component is particularly advantageous in applications where efficiency and low quiescent current are critical, such as battery-powered devices. The selectable modes of operation allow for optimization based on load conditions, enhancing overall system performance.