{
    "cores": {
        "Risco-5": {
            "repository": "https://github.com/JN513/Risco-5.git",
            "name": "Risco-5",
            "folder": "Risco-5",
            "files": [
                "src/core/alu.v",
                "src/core/alu_control.v",
                "src/core/control_unit.v",
                "src/core/core.v",
                "src/core/csr_unit.v",
                "src/core/immediate_generator.v",
                "src/core/mdu.v",
                "src/core/mux.v",
                "src/core/pc.v",
                "src/core/registers.v"
            ],
            "language_version": "2005",
            "top_module": "soc_tb",
            "sim_files": [
                "tests/soc_test.v",
                "src/peripheral/bus.v",
                "src/peripheral/fifo.v",
                "src/peripheral/gpios.v",
                "src/peripheral/gpio.v",
                "src/peripheral/leds.v",
                "src/peripheral/memory.v",
                "src/peripheral/pwm.v",
                "src/peripheral/soc.v",
                "src/peripheral/uart_rx.v",
                "src/peripheral/uart_tx.v",
                "src/peripheral/uart.v"
            ],
            "include_dirs": [],
            "extra_flags": [],
            "enable": true
        },
        "darkriscv": {
            "name": "darkriscv",
            "folder": "darkriscv",
            "sim_files": [
            ],
            "files": [
                "rtl/darkriscv.v"
            ],
            "include_dirs": ["rtl"],
            "repository": "https://github.com/darklife/darkriscv",
            "top_module": "darkriscv",
            "extra_flags": [],
            "language_version": "2005"
        },
        "riscv-steel": {
            "name": "riscv-steel",
            "folder": "riscv-steel",
            "sim_files": [],
            "files": [
                "hardware/core/rvsteel_core.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/riscv-steel/riscv-steel",
            "top_module": "rvsteel_core",
            "extra_flags": [],
            "language_version": "2005"
        },
        "tinyriscv": {
            "name": "tinyriscv",
            "folder": "tinyriscv",
            "sim_files": [

            ],
            "files": [
                "rtl/core/clint.v",
                "rtl/core/csr_reg.v",
                "rtl/core/ctrl.v",
                "rtl/core/div.v",
                "rtl/core/ex.v",
                "rtl/core/id.v",
                "rtl/core/id_ex.v",
                "rtl/core/if_id.v",
                "rtl/core/pc_reg.v",
                "rtl/core/regs.v",
                "rtl/core/rib.v",
                "rtl/core/tinyriscv.v",
                "rtl/utils/gen_dff.v"
            ],
            "include_dirs": [
                "rtl/core/"
            ],
            "repository": "https://github.com/liangkangnan/tinyriscv",
            "top_module": "tinyriscv",
            "extra_flags": [],
            "language_version": "2005"
        },
        "AUK-V-Aethia": {
            "name": "AUK-V-Aethia",
            "folder": "AUK-V-Aethia",
            "sim_files": [

            ],
            "files": [
                "rtl/core/aukv.v",
                "rtl/core/aukv_alu.v",
                "rtl/core/aukv_csr_regfile.v",
                "rtl/core/aukv_decode.v",
                "rtl/core/aukv_execute.v",
                "rtl/core/aukv_fetch.v",
                "rtl/core/aukv_gpr_regfilie.v",
                "rtl/core/aukv_mem.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/veeYceeY/AUK-V-Aethia",
            "top_module": "aukv",
            "extra_flags": [],
            "language_version": "2005"
        },
        "DV-CPU-RV": {
            "repository": "https://github.com/devindang/dv-cpu-rv.git",
            "name": "DV-CPU-RV",
            "folder": "DV-CPU-RV",
            "files": [
                "core/rtl/rv_alu.v",
                "core/rtl/rv_alu_ctrl.v",
                "core/rtl/rv_branch_predict.v",
                "core/rtl/rv_branch_test.v",
                "core/rtl/rv_core.v",
                "core/rtl/rv_ctrl.v",
                "core/rtl/rv_data_mem.v",
                "core/rtl/rv_div.v",
                "core/rtl/rv_dpram.v",
                "core/rtl/rv_forward.v",
                "core/rtl/rv_hzd_detect.v",
                "core/rtl/rv_imm_gen.v",
                "core/rtl/rv_instr_mem.v",
                "core/rtl/rv_mem_map.v",
                "core/rtl/rv_mul.v",
                "core/rtl/rv_rf.v",
                "core/rtl/rv_instr_mem.v",
                "core/rtl/rv_data_mem.v"
            ],
            "language_version": "2005",
            "top_module": "rv_core",
            "sim_files": [
            ],
            "include_dirs": [],
            "extra_flags": [],
            "enable": false
        },
        "F03x": {
            "name": "F03x",
            "folder": "F03x",
            "sim_files": [],
            "files": [
                "klessydra-f0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-f0-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-f0-3th/TMR_REG_PKG.vhd",
                "klessydra-f0-3th/CMP-TMR_REG.vhd",
                "klessydra-f0-3th/RTL-CSR_Unit_TMR.vhd",
                "klessydra-f0-3th/RTL-Debug_Unit.vhd",
                "klessydra-f0-3th/RTL-Processing_Pipeline_TMR.vhd",
                "klessydra-f0-3th/RTL-Program_Counter_unit_TMR.vhd",
                "klessydra-f0-3th/STR-Klessydra_top.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/klessydra/F03x",
            "top_module": "klessydra_f0_3th_core",
            "extra_flags": [],
            "language_version": "08"
        },
        "T02x": {
            "name": "T02x",
            "folder": "T02x",
            "sim_files": [],
            "files": [
                "klessydra-t0-2th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-t0-2th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t0-2th/RTL-CSR_Unit.vhd",
                "klessydra-t0-2th/RTL-Debug_Unit.vhd",
                "klessydra-t0-2th/RTL-Processing_Pipeline.vhd",
                "klessydra-t0-2th/RTL-Program_Counter_unit.vhd",
                "klessydra-t0-2th/STR-Klessydra_top.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/klessydra/T02x",
            "top_module": "klessydra_t0_2th_core",
            "extra_flags": [],
            "language_version": "08"
        },
        "T03x": {
            "name": "T03x",
            "folder": "T03x",
            "sim_files": [],
            "files": [
                "klessydra-t0-3th/PKG_RiscV_Klessydra_thread_parameters.vhd",
                "klessydra-t0-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t0-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t0-3th/RTL-CSR_Unit.vhd",
                "klessydra-t0-3th/RTL-Debug_Unit.vhd",
                "klessydra-t0-3th/RTL-Processing_Pipeline.vhd",
                "klessydra-t0-3th/RTL-Program_Counter_unit.vhd",
                "klessydra-t0-3th/STR-Klessydra_top.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/klessydra/T03x",
            "top_module": "klessydra_t0_3th_core",
            "extra_flags": [],
            "language_version": "08"
        },
        "T13x": {
            "name": "T13x",
            "folder": "T13x",
            "sim_files": [],
            "files": [
                "klessydra-t1-3th/PKG_RiscV_Klessydra.vhd",
                "klessydra-t1-3th/RTL-Accumulator.vhd",
                "klessydra-t1-3th/RTL-Debug_Unit.vhd",
                "klessydra-t1-3th/RTL-CSR_Unit.vhd",
                "klessydra-t1-3th/RTL-DSP_Unit.vhd",
                "klessydra-t1-3th/RTL-ID_STAGE.vhd",
                "klessydra-t1-3th/RTL-IE_STAGE.vhd",
                "klessydra-t1-3th/RTL-IF_STAGE.vhd",
                "klessydra-t1-3th/RTL-Load_Store_Unit.vhd",
                "klessydra-t1-3th/RTL-Processing_Pipeline.vhd",
                "klessydra-t1-3th/RTL-Program_Counter_unit.vhd",
                "klessydra-t1-3th/RTL-Registerfile.vhd",
                "klessydra-t1-3th/STR-Klessydra_top.vhd",
                "klessydra-t1-3th/RTL-Scratchpad_Memory.vhd",
                "klessydra-t1-3th/RTL-Scratchpad_Memory_Interface.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/klessydra/T13x",
            "top_module": "klessydra_t1_3th_core",
            "extra_flags": [],
            "language_version": "08"
        },
        "riscado-v": {
            "name": "riscado-v",
            "folder": "riscado-v",
            "sim_files": [
            ],
            "files": [
                "alu.v",
                "control_unit.v",
                "program_counter.v",
                "register_file.v",
                "riscv.v",
                "load_store.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/zxmarcos/riscado-v",
            "top_module": "RISCV",
            "extra_flags": [],
            "language_version": "2005"
        },
        "rv3n": {
            "name": "rv3n",
            "folder": "rv3n",
            "sim_files": [
            ],
            "files": [
                "rtl/define.v",
                "rtl/define_para.v",
                "rtl/include_func.v",
                "rtl/rv3n_chain_manager.v",
                "rtl/rv3n_csr.v",
                "rtl/rv3n_func_jcond.v",
                "rtl/rv3n_func_lsu.v",
                "rtl/rv3n_func_muldiv.v",
                "rtl/rv3n_func_op.v",
                "rtl/rv3n_gsr.v",
                "rtl/rv3n_predictor.v",
                "rtl/rv3n_stage_ch.v",
                "rtl/rv3n_stage_dc.v",
                "rtl/rv3n_stage_id.v",
                "rtl/rv3n_stage_if.v",
                "rtl/rv3n_top.v"
            ],
            "include_dirs": ["rtl"],
            "repository": "https://github.com/risclite/rv3n",
            "top_module": "rv3n_top",
            "extra_flags": [],
            "language_version": "2005"
        },
        "riskow": {
            "name": "riskow",
            "folder": "riskow",
            "sim_files": [
            ],
            "files": [
                "cpu/alu.v",
                "cpu/comp.v",
                "cpu/cpu.v",
                "cpu/instruction_decoder.v",
                "cpu/program_counter.v",
                "cpu/register_bank.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/racerxdl/riskow",
            "top_module": "CPU",
            "extra_flags": [],
            "language_version": "2005"
        },
        "biriscv": {
            "name": "biriscv",
            "folder": "biriscv",
            "sim_files": [
            ],
            "files": [
                "src/core/biriscv_alu.v",
                "src/core/biriscv_csr.v",
                "src/core/biriscv_csr_regfile.v",
                "src/core/biriscv_decode.v",
                "src/core/biriscv_decoder.v",
                "src/core/biriscv_defs.v",
                "src/core/biriscv_divider.v",
                "src/core/biriscv_exec.v",
                "src/core/biriscv_fetch.v",
                "src/core/biriscv_frontend.v",
                "src/core/biriscv_issue.v",
                "src/core/biriscv_lsu.v",
                "src/core/biriscv_mmu.v",
                "src/core/biriscv_multiplier.v",
                "src/core/biriscv_npc.v",
                "src/core/biriscv_pipe_ctrl.v",
                "src/core/biriscv_regfile.v",
                "src/core/biriscv_trace_sim.v",
                "src/core/biriscv_xilinx_2r1w.v",
                "src/core/riscv_core.v"
            ],
            "include_dirs": [
                "src/core"
            ],
            "repository": "https://github.com/ultraembedded/biriscv",
            "top_module": "riscv_core",
            "extra_flags": [],
            "language_version": "2005"
        },
        "picorv32": {
            "name": "picorv32",
            "folder": "picorv32",
            "sim_files": [
            ],
            "files": [
                "picorv32.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/YosysHQ/picorv32",
            "top_module": "",
            "extra_flags": [],
            "language_version": "2005"
        },
        "dv-cpu-rv": {
            "name": "dv-cpu-rv",
            "folder": "dv-cpu-rv",
            "sim_files": [
            ],
            "files": [
                "core/rtl/rv_alu.v",
                "core/rtl/rv_alu_ctrl.v",
                "core/rtl/rv_branch_predict.v",
                "core/rtl/rv_core.v",
                "core/rtl/rv_ctrl.v",
                "core/rtl/rv_div.v",
                "core/rtl/rv_forward.v",
                "core/rtl/rv_hzd_detect.v",
                "core/rtl/rv_imm_gen.v",
                "core/rtl/rv_mem_map.v",
                "core/rtl/rv_mul.v",
                "core/rtl/rv_rf.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/devindang/dv-cpu-rv",
            "top_module": "rv_core",
            "extra_flags": [],
            "language_version": "2005"
        },
        "neorv32": {
            "name": "neorv32",
            "folder": "neorv32",
            "sim_files": [

            ],
            "files": [
                "rtl/core/neorv32_application_image.vhd",
                "rtl/core/neorv32_boot_rom.vhd",
                "rtl/core/neorv32_bootloader_image.vhd",
                "rtl/core/neorv32_bus.vhd",
                "rtl/core/neorv32_cache.vhd",
                "rtl/core/neorv32_cfs.vhd",
                "rtl/core/neorv32_clockgate.vhd",
                "rtl/core/neorv32_cpu.vhd",
                "rtl/core/neorv32_cpu_alu.vhd",
                "rtl/core/neorv32_cpu_control.vhd",
                "rtl/core/neorv32_cpu_cp_bitmanip.vhd",
                "rtl/core/neorv32_cpu_cp_cfu.vhd",
                "rtl/core/neorv32_cpu_cp_cond.vhd",
                "rtl/core/neorv32_cpu_cp_crypto.vhd",
                "rtl/core/neorv32_cpu_cp_fpu.vhd",
                "rtl/core/neorv32_cpu_cp_muldiv.vhd",
                "rtl/core/neorv32_cpu_cp_shifter.vhd",
                "rtl/core/neorv32_cpu_decompressor.vhd",
                "rtl/core/neorv32_cpu_lsu.vhd",
                "rtl/core/neorv32_cpu_pmp.vhd",
                "rtl/core/neorv32_cpu_regfile.vhd",
                "rtl/core/neorv32_crc.vhd",
                "rtl/core/neorv32_debug_dm.vhd",
                "rtl/core/neorv32_debug_dtm.vhd",
                "rtl/core/neorv32_dma.vhd",
                "rtl/core/neorv32_dmem.vhd",
                "rtl/core/neorv32_fifo.vhd",
                "rtl/core/neorv32_gpio.vhd",
                "rtl/core/neorv32_gptmr.vhd",
                "rtl/core/neorv32_imem.vhd",
                "rtl/core/neorv32_mtime.vhd",
                "rtl/core/neorv32_neoled.vhd",
                "rtl/core/neorv32_onewire.vhd",
                "rtl/core/neorv32_package.vhd",
                "rtl/core/neorv32_pwm.vhd",
                "rtl/core/neorv32_sdi.vhd",
                "rtl/core/neorv32_slink.vhd",
                "rtl/core/neorv32_spi.vhd",
                "rtl/core/neorv32_sys.vhd",
                "rtl/core/neorv32_sysinfo.vhd",
                "rtl/core/neorv32_top.vhd",
                "rtl/core/neorv32_trng.vhd",
                "rtl/core/neorv32_twi.vhd",
                "rtl/core/neorv32_uart.vhd",
                "rtl/core/neorv32_wdt.vhd",
                "rtl/core/neorv32_xbus.vhd",
                "rtl/core/neorv32_xip.vhd",
                "rtl/core/neorv32_xirq.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/stnolting/neorv32.git",
            "top_module": "",
            "extra_flags": [],
            "language_version": "08"
        },
        "Tethorax": {
            "name": "Tethorax",
            "folder": "Tethorax",
            "sim_files": [],
            "files": [
                "PIPELINE.vhd",
                "RV32I.vhd",
                "TOOLBOX.vhd",
                "PIPELINE Components/EXE.vhd",
                "PIPELINE Components/INSTRUCTION_DECODE.vhd",
                "PIPELINE Components/INSTRUCTION_FETCH.vhd",
                "PIPELINE Components/MEMORY.vhd",
                "PIPELINE Components/PC_REGISTER.vhd",
                "PIPELINE Components/PIPE_EXE_TO_MEM_REGISTER.vhd",
                "PIPELINE Components/PIPE_ID_TO_EXE_REGISTER.vhd",
                "PIPELINE Components/PIPE_IF_TO_ID_REGISTER.vhd",
                "PIPELINE Components/PIPE_MEM_TO_WB_REGISTER.vhd",
                "PIPELINE Components/WRITE_BACK.vhd",
                "TOOLBOX Components/ADDER_2B.vhd",
                "TOOLBOX Components/ADDER_2B_MSB.vhd",
                "TOOLBOX Components/BARREL_CELL.vhd",
                "TOOLBOX Components/BARREL_SHIFTER.vhd",
                "TOOLBOX Components/CONTROL_WORD_REGROUP.vhd",
                "TOOLBOX Components/DEC5X32.vhd",
                "TOOLBOX Components/DECODE_TO_EXECUTE.vhd",
                "TOOLBOX Components/EXE_ADDER_SUBBER.vhd",
                "TOOLBOX Components/EXE_ADDER_SUBBER_CELL.vhd",
                "TOOLBOX Components/EXE_ADDER_SUBBER_CELL_MSB.vhd",
                "TOOLBOX Components/EXE_BRANCH_RESOLVE.vhd",
                "TOOLBOX Components/EXE_LOGIC_MODULE.vhd",
                "TOOLBOX Components/EXE_SLT_MODULE.vhd",
                "TOOLBOX Components/ID_ADDER.vhd",
                "TOOLBOX Components/ID_DECODER.vhd",
                "TOOLBOX Components/ID_IMM_GENERATOR.vhd",
                "TOOLBOX Components/IF_INSTRMEM.vhd",
                "TOOLBOX Components/MEM_DATAMEM.vhd",
                "TOOLBOX Components/MEM_LOADS_MASKING.vhd",
                "TOOLBOX Components/MEM_STORE_BYTEEN.vhd",
                "TOOLBOX Components/MEM_TO_WB.vhd",
                "TOOLBOX Components/MUX2X1.vhd",
                "TOOLBOX Components/MUX2X1_BIT.vhd",
                "TOOLBOX Components/MUX32X1.vhd",
                "TOOLBOX Components/MUX4X1.vhd",
                "TOOLBOX Components/MUX8X1.vhd",
                "TOOLBOX Components/PC_PLUS_4.vhd",
                "TOOLBOX Components/REGISTER_FILE.vhd",
                "TOOLBOX Components/REG_32B_CASUAL.vhd",
                "TOOLBOX Components/REG_32B_ZERO.vhd",
                "TOOLBOX Components/STALL_FWD_PREDICT.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/NikosDelijohn/Tethorax",
            "top_module": "",
            "extra_flags": [],
            "language_version": "08"
        },
        "Pequeno-Risco-5": {
            "name": "Pequeno-Risco-5",
            "folder": "Pequeno-Risco-5",
            "sim_files": [

            ],
            "files": [
                "src/alu.v",
                "src/alu_control.v",
                "src/control_unit.v",
                "src/core.v",
                "src/immediate_generator.v",
                "src/mux.v",
                "src/pc.v",
                "src/registers.v",
                "src/instruction_memory.v",
                "src/data_memory.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/JN513/Pequeno-Risco-5",
            "top_module": "Core",
            "extra_flags": [],
            "language_version": "2005"
        },
        "nerv": {
            "name": "nerv",
            "folder": "nerv",
            "sim_files": [

            ],
            "files": [
                "nerv.sv"
            ],
            "include_dirs": [],
            "repository": "https://github.com/YosysHQ/nerv",
            "top_module": "nerv",
            "extra_flags": [],
            "language_version": "2012"
        },
        "cv32e40p": {
            "name": "cv32e40p",
            "folder": "cv32e40p",
            "sim_files": [

            ],
            "files": [
                "rtl/cv32e40p_aligner.sv",
                "rtl/cv32e40p_alu.sv",
                "rtl/cv32e40p_alu_div.sv",
                "rtl/cv32e40p_apu_disp.sv",
                "rtl/cv32e40p_compressed_decoder.sv",
                "rtl/cv32e40p_controller.sv",
                "rtl/cv32e40p_core.sv",
                "rtl/cv32e40p_cs_registers.sv",
                "rtl/cv32e40p_decoder.sv",
                "rtl/cv32e40p_ex_stage.sv",
                "rtl/cv32e40p_ff_one.sv",
                "rtl/cv32e40p_fifo.sv",
                "rtl/cv32e40p_fp_wrapper.sv",
                "rtl/cv32e40p_hwloop_regs.sv",
                "rtl/cv32e40p_id_stage.sv",
                "rtl/cv32e40p_if_stage.sv",
                "rtl/cv32e40p_int_controller.sv",
                "rtl/cv32e40p_load_store_unit.sv",
                "rtl/cv32e40p_mult.sv",
                "rtl/cv32e40p_obi_interface.sv",
                "rtl/cv32e40p_popcnt.sv",
                "rtl/cv32e40p_prefetch_buffer.sv",
                "rtl/cv32e40p_prefetch_controller.sv",
                "rtl/cv32e40p_register_file_ff.sv",
                "rtl/cv32e40p_register_file_latch.sv",
                "rtl/cv32e40p_sleep_unit.sv",
                "rtl/cv32e40p_top.sv"
            ],
            "include_dirs": [
                "rtl/include/"
            ],
            "repository": "https://github.com/openhwgroup/cv32e40p",
            "top_module": "",
            "extra_flags": [],
            "language_version": "2012"
        },
        "ibex": {
            "name": "ibex",
            "folder": "ibex",
            "sim_files": [
                
            ],
            "files": [
                "rtl/ibex_alu.sv",
                "rtl/ibex_branch_predict.sv",
                "rtl/ibex_compressed_decoder.sv",
                "rtl/ibex_controller.sv",
                "rtl/ibex_core.sv",
                "rtl/ibex_counter.sv",
                "rtl/ibex_cs_registers.sv",
                "rtl/ibex_csr.sv",
                "rtl/ibex_decoder.sv",
                "rtl/ibex_dummy_instr.sv",
                "rtl/ibex_ex_block.sv",
                "rtl/ibex_fetch_fifo.sv",
                "rtl/ibex_icache.sv",
                "rtl/ibex_id_stage.sv",
                "rtl/ibex_if_stage.sv",
                "rtl/ibex_load_store_unit.sv",
                "rtl/ibex_lockstep.sv",
                "rtl/ibex_multdiv_fast.sv",
                "rtl/ibex_multdiv_slow.sv",
                "rtl/ibex_pkg.sv",
                "rtl/ibex_pmp.sv",
                "rtl/ibex_prefetch_buffer.sv",
                "rtl/ibex_register_file_ff.sv",
                "rtl/ibex_register_file_fpga.sv",
                "rtl/ibex_register_file_latch.sv",
                "rtl/ibex_top.sv",
                "rtl/ibex_top_tracing.sv",
                "rtl/ibex_tracer.sv",
                "rtl/ibex_tracer_pkg.sv",
                "rtl/ibex_wb_stage.sv"
            ],
            "include_dirs": [],
            "repository": "https://github.com/lowRISC/ibex",
            "top_module": "ibex_core",
            "extra_flags": [],
            "language_version": "2012"
        },
        "RV12": {
            "name": "RV12",
            "folder": "RV12",
            "sim_files": [
            ],
            "files": [
                "rtl/verilog/ahb3lite/biu_ahb3lite.sv",
                "rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv",
                "rtl/verilog/core/riscv_bp.sv",
                "rtl/verilog/core/riscv_core.sv",
                "rtl/verilog/core/riscv_du.sv",
                "rtl/verilog/core/riscv_dwb.sv",
                "rtl/verilog/core/riscv_ex.sv",
                "rtl/verilog/core/riscv_id.sv",
                "rtl/verilog/core/riscv_if.sv",
                "rtl/verilog/core/riscv_mem.sv",
                "rtl/verilog/core/riscv_parcel_queue.sv",
                "rtl/verilog/core/riscv_pd.sv",
                "rtl/verilog/core/riscv_rf.sv",
                "rtl/verilog/core/riscv_rsb.sv",
                "rtl/verilog/core/riscv_state1.10.sv",
                "rtl/verilog/core/riscv_state1.7.sv",
                "rtl/verilog/core/riscv_state1.9.sv",
                "rtl/verilog/core/riscv_state_20240411.sv",
                "rtl/verilog/core/riscv_wb.sv",
                "rtl/verilog/core/cache/riscv_cache_biu_ctrl.sv",
                "rtl/verilog/core/cache/riscv_cache_memory.sv",
                "rtl/verilog/core/cache/riscv_cache_setup.sv",
                "rtl/verilog/core/cache/riscv_cache_tag.sv",
                "rtl/verilog/core/cache/riscv_dcache_core.sv",
                "rtl/verilog/core/cache/riscv_dcache_fsm.sv",
                "rtl/verilog/core/cache/riscv_icache_core.sv",
                "rtl/verilog/core/cache/riscv_icache_fsm.sv",
                "rtl/verilog/core/cache/riscv_nodcache_core.sv",
                "rtl/verilog/core/cache/riscv_noicache_core.sv",
                "rtl/verilog/core/ex/riscv_alu.sv",
                "rtl/verilog/core/ex/riscv_bu.sv",
                "rtl/verilog/core/ex/riscv_div.sv",
                "rtl/verilog/core/ex/riscv_lsu.sv",
                "rtl/verilog/core/ex/riscv_mul.sv",
                "rtl/verilog/core/memory/riscv_dmem_ctrl.sv",
                "rtl/verilog/core/memory/riscv_imem_ctrl.sv",
                "rtl/verilog/core/memory/riscv_membuf.sv",
                "rtl/verilog/core/memory/riscv_memmisaligned.sv",
                "rtl/verilog/core/memory/riscv_mmu.sv",
                "rtl/verilog/core/memory/riscv_pmachk.sv",
                "rtl/verilog/core/memory/riscv_pmpchk.sv",
                "rtl/verilog/core/memory/riscv_wbuf.sv",
                "rtl/verilog/core/mmu/riscv_nommu.sv",
                "rtl/verilog/pkg/biu_constants_pkg.sv",
                "rtl/verilog/pkg/riscv_cache_pkg.sv",
                "rtl/verilog/pkg/riscv_du_pkg.sv",
                "rtl/verilog/pkg/riscv_opcodes_pkg.sv",
                "rtl/verilog/pkg/riscv_pma_pkg.sv",
                "rtl/verilog/pkg/riscv_rv12_pkg.sv",
                "rtl/verilog/pkg/riscv_state1.10_pkg.sv",
                "rtl/verilog/pkg/riscv_state1.7_pkg.sv",
                "rtl/verilog/pkg/riscv_state1.9_pkg.sv",
                "rtl/verilog/pkg/riscv_state_20240411_pkg.sv"
            ],
            "include_dirs": [],
            "repository": "https://github.com/roalogic/RV12",
            "top_module": "riscv_core",
            "extra_flags": [],
            "language_version": "2012"
        },
        "scr1": {
            "name": "scr1",
            "folder": "scr1",
            "sim_files": [
            ],
            "files": [
                "src/core/scr1_clk_ctrl.sv",
                "src/core/scr1_core_top.sv",
                "src/core/scr1_dm.sv",
                "src/core/scr1_dmi.sv",
                "src/core/scr1_scu.sv",
                "src/core/scr1_tapc.sv",
                "src/core/scr1_tapc_shift_reg.sv",
                "src/core/scr1_tapc_synchronizer.sv",
                "src/core/pipeline/scr1_ipic.sv",
                "src/core/pipeline/scr1_pipe_csr.sv",
                "src/core/pipeline/scr1_pipe_exu.sv",
                "src/core/pipeline/scr1_pipe_hdu.sv",
                "src/core/pipeline/scr1_pipe_ialu.sv",
                "src/core/pipeline/scr1_pipe_idu.sv",
                "src/core/pipeline/scr1_pipe_ifu.sv",
                "src/core/pipeline/scr1_pipe_lsu.sv",
                "src/core/pipeline/scr1_pipe_mprf.sv",
                "src/core/pipeline/scr1_pipe_tdu.sv",
                "src/core/pipeline/scr1_pipe_top.sv",
                "src/core/pipeline/scr1_tracelog.sv",
                "src/core/primitives/scr1_cg.sv",
                "src/core/primitives/scr1_reset_cells.sv"
            ],
            "include_dirs": ["src/includes"],
            "repository": "https://github.com/syntacore/scr1",
            "top_module": "scr1_core_top",
            "extra_flags": [],
            "language_version": "2012"
        },
        "Cores-SweRV": {
            "name": "Cores-SweRV",
            "folder": "Cores-SweRV",
            "sim_files": [
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_wrapper.v",
                "design/dma_ctrl.sv",
                "design/mem.sv",
                "design/pic_ctrl.sv",
                "design/veer.sv",
                "design/veer_wrapper.sv",
                "design/dbg/dbg.sv",
                "design/dec/dec.sv",
                "design/dec/dec_decode_ctl.sv",
                "design/dec/dec_gpr_ctl.sv",
                "design/dec/dec_ib_ctl.sv",
                "design/dec/dec_tlu_ctl.sv",
                "design/dec/dec_trigger.sv",
                "design/dmi/rvjtag_tap.sv",
                "design/exu/exu.sv",
                "design/exu/exu_alu_ctl.sv",
                "design/exu/exu_div_ctl.sv",
                "design/exu/exu_mul_ctl.sv",
                "design/ifu/ifu.sv",
                "design/ifu/ifu_aln_ctl.sv",
                "design/ifu/ifu_bp_ctl.sv",
                "design/ifu/ifu_compress_ctl.sv",
                "design/ifu/ifu_ic_mem.sv",
                "design/ifu/ifu_iccm_mem.sv",
                "design/ifu/ifu_ifc_ctl.sv",
                "design/ifu/ifu_mem_ctl.sv",
                "design/include/veer_types.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/mem_lib.sv",
                "design/lib/svci_to_axi4.sv",
                "design/lsu/lsu.sv",
                "design/lsu/lsu_addrcheck.sv",
                "design/lsu/lsu_bus_buffer.sv",
                "design/lsu/lsu_bus_intf.sv",
                "design/lsu/lsu_clkdomain.sv",
                "design/lsu/lsu_dccm_ctl.sv",
                "design/lsu/lsu_dccm_mem.sv",
                "design/lsu/lsu_ecc.sv",
                "design/lsu/lsu_lsc_ctl.sv",
                "design/lsu/lsu_trigger.sv"
            ],
            "include_dirs": ["design/include"],
            "repository": "https://github.com/chipsalliance/Cores-SweRV",
            "top_module": "veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "Cores-SweRV-EL2": {
            "name": "Cores-SweRV-EL2",
            "folder": "Cores-SweRV-EL2",
            "sim_files": [  
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_mux.v",
                "design/dmi/dmi_wrapper.v",
                "design/dmi/rvjtag_tap.v",
                "design/el2_dma_ctrl.sv",
                "design/el2_mem.sv",
                "design/el2_pic_ctrl.sv",
                "design/el2_pmp.sv",
                "design/el2_veer.sv",
                "design/el2_veer_wrapper.sv",
                "design/dbg/el2_dbg.sv",
                "design/dec/el2_dec.sv",
                "design/dec/el2_dec_decode_ctl.sv",
                "design/dec/el2_dec_gpr_ctl.sv",
                "design/dec/el2_dec_ib_ctl.sv",
                "design/dec/el2_dec_pmp_ctl.sv",
                "design/dec/el2_dec_tlu_ctl.sv",
                "design/dec/el2_dec_trigger.sv",
                "design/exu/el2_exu.sv",
                "design/exu/el2_exu_alu_ctl.sv",
                "design/exu/el2_exu_div_ctl.sv",
                "design/exu/el2_exu_mul_ctl.sv",
                "design/ifu/el2_ifu.sv",
                "design/ifu/el2_ifu_aln_ctl.sv",
                "design/ifu/el2_ifu_bp_ctl.sv",
                "design/ifu/el2_ifu_compress_ctl.sv",
                "design/ifu/el2_ifu_ic_mem.sv",
                "design/ifu/el2_ifu_iccm_mem.sv",
                "design/ifu/el2_ifu_ifc_ctl.sv",
                "design/ifu/el2_ifu_mem_ctl.sv",
                "design/include/el2_def.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/el2_lib.sv",
                "design/lib/el2_mem_if.sv",
                "design/lib/mem_lib.sv",
                "design/lsu/el2_lsu.sv",
                "design/lsu/el2_lsu_addrcheck.sv",
                "design/lsu/el2_lsu_bus_buffer.sv",
                "design/lsu/el2_lsu_bus_intf.sv",
                "design/lsu/el2_lsu_clkdomain.sv",
                "design/lsu/el2_lsu_dccm_ctl.sv",
                "design/lsu/el2_lsu_dccm_mem.sv",
                "design/lsu/el2_lsu_ecc.sv",
                "design/lsu/el2_lsu_lsc_ctl.sv",
                "design/lsu/el2_lsu_trigger.sv"
            ],
            "include_dirs": ["design/include"],
            "repository": "https://github.com/chipsalliance/Cores-SweRV-EL2",
            "top_module": "el2_veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "Cores-SweRV-EH2": {
            "name": "Cores-SweRV-EH2",
            "folder": "Cores-SweRV-EH2",
            "sim_files": [
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_wrapper.v",
                "design/dmi/rvjtag_tap.v",
                "design/eh2_dma_ctrl.sv",
                "design/eh2_mem.sv",
                "design/eh2_pic_ctrl.sv",
                "design/eh2_veer.sv",
                "design/eh2_veer_wrapper.sv",
                "design/dbg/eh2_dbg.sv",
                "design/dec/eh2_dec.sv",
                "design/dec/eh2_dec_csr.sv",
                "design/dec/eh2_dec_decode_ctl.sv",
                "design/dec/eh2_dec_gpr_ctl.sv",
                "design/dec/eh2_dec_ib_ctl.sv",
                "design/dec/eh2_dec_tlu_ctl.sv",
                "design/dec/eh2_dec_tlu_top.sv",
                "design/dec/eh2_dec_trigger.sv",
                "design/exu/eh2_exu.sv",
                "design/exu/eh2_exu_alu_ctl.sv",
                "design/exu/eh2_exu_div_ctl.sv",
                "design/exu/eh2_exu_mul_ctl.sv",
                "design/ifu/eh2_ifu.sv",
                "design/ifu/eh2_ifu_aln_ctl.sv",
                "design/ifu/eh2_ifu_bp_ctl.sv",
                "design/ifu/eh2_ifu_compress_ctl.sv",
                "design/ifu/eh2_ifu_ic_mem.sv",
                "design/ifu/eh2_ifu_iccm_mem.sv",
                "design/ifu/eh2_ifu_ifc_ctl.sv",
                "design/ifu/eh2_ifu_mem_ctl.sv",
                "design/include/eh2_def.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/eh2_lib.sv",
                "design/lib/mem_lib.sv",
                "design/lsu/eh2_lsu.sv",
                "design/lsu/eh2_lsu_addrcheck.sv",
                "design/lsu/eh2_lsu_amo.sv",
                "design/lsu/eh2_lsu_bus_buffer.sv",
                "design/lsu/eh2_lsu_bus_intf.sv",
                "design/lsu/eh2_lsu_clkdomain.sv",
                "design/lsu/eh2_lsu_dccm_ctl.sv",
                "design/lsu/eh2_lsu_dccm_mem.sv",
                "design/lsu/eh2_lsu_ecc.sv",
                "design/lsu/eh2_lsu_lsc_ctl.sv",
                "design/lsu/eh2_lsu_trigger.sv"
            ],
            "include_dirs": ["design/include"],
            "repository": "https://github.com/chipsalliance/Cores-SweRV-EH2",
            "top_module": "eh2_veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "RPU": {
            "name": "RPU",
            "folder": "RPU",
            "sim_files": [
            ],
            "files": [
                "vhdl/constants.vhd",
                "vhdl/alu_int32_div.vhd",
                "vhdl/control_unit.vhd",
                "vhdl/core.vhd",
                "vhdl/csr_unit.vhd",
                "vhdl/lint_unit.vhd",
                "vhdl/mem_controller.vhd",
                "vhdl/pc_unit.vhd",
                "vhdl/register_set.vhd",
                "vhdl/unit_alu_RV32_I.vhd",
                "vhdl/unit_decoder_RV32I.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/Domipheus/RPU",
            "top_module": "core",
            "extra_flags": [],
            "language_version": "08"
        },
        "Taiga": {
            "name": "Taiga",
            "folder": "Taiga",
            "sim_files": [
            ],
            "files": [
                "core/addr_hash.sv",
                "core/alu_unit.sv",
                "core/amo_alu.sv",
                "core/avalon_master.sv",
                "core/axi_master.sv",
                "core/axi_to_arb.sv",
                "core/barrel_shifter.sv",
                "core/binary_occupancy.sv",
                "core/branch_comparator.sv",
                "core/branch_predictor.sv",
                "core/branch_predictor_ram.sv",
                "core/branch_unit.sv",
                "core/byte_en_BRAM.sv",
                "core/clz.sv",
                "core/csr_types.sv",
                "core/csr_unit.sv",
                "core/cycler.sv",
                "core/dbram.sv",
                "core/dcache.sv",
                "core/ddata_bank.sv",
                "core/decode_and_issue.sv",
                "core/div_core.sv",
                "core/div_unit.sv",
                "core/dtag_banks.sv",
                "core/external_interfaces.sv",
                "core/fetch.sv",
                "core/gc_unit.sv",
                "core/ibram.sv",
                "core/icache.sv",
                "core/illegal_instruction_checker.sv",
                "core/instruction_metadata_and_id_management.sv",
                "core/interfaces.sv",
                "core/itag_banks.sv",
                "core/l1_arbiter.sv",
                "core/lfsr.sv",
                "core/load_queue.sv",
                "core/load_store_queue.sv",
                "core/load_store_unit.sv",
                "core/mmu.sv",
                "core/mul_unit.sv",
                "core/one_hot_occupancy.sv",
                "core/one_hot_to_integer.sv",
                "core/placer_randomizer.sv",
                "core/priority_encoder.sv",
                "core/ras.sv",
                "core/reg_inuse.sv",
                "core/register_bank.sv",
                "core/register_file.sv",
                "core/register_free_list.sv",
                "core/renamer.sv",
                "core/riscv_types.sv",
                "core/set_clr_reg_with_rst.sv",
                "core/shift_counter.sv",
                "core/store_queue.sv",
                "core/tag_bank.sv",
                "core/taiga.sv",
                "core/taiga_config.sv",
                "core/taiga_fifo.sv",
                "core/taiga_types.sv",
                "core/tlb_lut_ram.sv",
                "core/toggle_memory.sv",
                "core/toggle_memory_set.sv",
                "core/wishbone_master.sv",
                "core/writeback.sv"
            ],
            "include_dirs": [],
            "repository": "https://gitlab.com/sfu-rcl/Taiga",
            "top_module": "taiga",
            "extra_flags": [],
            "language_version": "2005"
        },
        "maestro": {
            "name": "maestro",
            "folder": "maestro",
            "sim_files": [
            ],
            "files": [
                "Project/Components/ALU.vhd",
                "Project/Components/EX_MEM_DIV.vhd",
                "Project/Components/ID_EX_DIV.vhd",
                "Project/Components/IF_ID_DIV.vhd",
                "Project/Components/MEM_WB_DIV.vhd",
                "Project/Components/adder.vhd",
                "Project/Components/controller.vhd",
                "Project/Components/datapath.vhd",
                "Project/Components/flushing_unit.vhd",
                "Project/Components/forwarding_unit.vhd",
                "Project/Components/jump_target_unit.vhd",
                "Project/Components/mux_2_1.vhd",
                "Project/Components/mux_32_1.vhd",
                "Project/Components/mux_3_1.vhd",
                "Project/Components/mux_5_1.vhd",
                "Project/Components/progmem_interface.vhd",
                "Project/Components/program_counter.vhd",
                "Project/Components/reg1b.vhd",
                "Project/Components/reg2b.vhd",
                "Project/Components/reg32b.vhd",
                "Project/Components/reg32b_falling_edge.vhd",
                "Project/Components/reg3b.vhd",
                "Project/Components/reg4b.vhd",
                "Project/Components/reg5b.vhd",
                "Project/Components/register_file.vhd"
            ],
            "include_dirs": [],
            "repository": "https://github.com/Artoriuz/maestro",
            "top_module": "",
            "extra_flags": [],
            "language_version": "08"
        },
        "rsd": {
            "name": "rsd",
            "folder": "rsd",
            "sim_files": [
            ],
            "files": [
                "Processor/Src/BasicMacros.sv",
                "Processor/Src/BasicTypes.sv",
                "Processor/Src/Controller.sv",
                "Processor/Src/ControllerIF.sv",
                "Processor/Src/Core.sv",
                "Processor/Src/Main.sv",
                "Processor/Src/MicroArchConf.sv",
                "Processor/Src/ResetController.sv",
                "Processor/Src/SynthesisMacros.sv",
                "Processor/Src/Cache/CacheFlushManager.sv",
                "Processor/Src/Cache/CacheFlushManagerIF.sv",
                "Processor/Src/Cache/CacheSystemIF.sv",
                "Processor/Src/Cache/CacheSystemTypes.sv",
                "Processor/Src/Cache/DCache.sv",
                "Processor/Src/Cache/DCacheIF.sv",
                "Processor/Src/Cache/ICache.sv",
                "Processor/Src/Cache/MemoryAccessController.sv",
                "Processor/Src/Debug/Debug.sv",
                "Processor/Src/Debug/DebugIF.sv",
                "Processor/Src/Debug/DebugTypes.sv",
                "Processor/Src/Debug/PerformanceCounter.sv",
                "Processor/Src/Debug/PerformanceCounterIF.sv",
                "Processor/Src/Decoder/DecodedBranchResolver.sv",
                "Processor/Src/Decoder/Decoder.sv",
                "Processor/Src/Decoder/MicroOp.sv",
                "Processor/Src/Decoder/OpFormat.sv",
                "Processor/Src/ExecUnit/BitCounter.sv",
                "Processor/Src/ExecUnit/DividerUnit.sv",
                "Processor/Src/ExecUnit/IntALU.sv",
                "Processor/Src/ExecUnit/MultiplierUnit.sv",
                "Processor/Src/ExecUnit/PipelinedRefDivider.sv",
                "Processor/Src/ExecUnit/Shifter.sv",
                "Processor/Src/FetchUnit/Bimodal.sv",
                "Processor/Src/FetchUnit/BranchPredictor.sv",
                "Processor/Src/FetchUnit/FetchUnitTypes.sv",
                "Processor/Src/FetchUnit/Gshare.sv",
                "Processor/Src/FloatingPointUnit/FP32DivSqrter.sv",
                "Processor/Src/FloatingPointUnit/FP32PipelinedAdder.sv",
                "Processor/Src/FloatingPointUnit/FP32PipelinedFMA.sv",
                "Processor/Src/FloatingPointUnit/FP32PipelinedMultiplier.sv",
                "Processor/Src/FloatingPointUnit/FP32PipelinedOther.sv",
                "Processor/Src/FloatingPointUnit/FPDivSqrtUnit.sv",
                "Processor/Src/FloatingPointUnit/FPDivSqrtUnitIF.sv",
                "Processor/Src/FloatingPointUnit/FPUTypes.sv",
                "Processor/Src/IO/IO_Unit.sv",
                "Processor/Src/IO/IO_UnitIF.sv",
                "Processor/Src/IO/IO_UnitTypes.sv",
                "Processor/Src/LoadStoreUnit/LoadQueue.sv",
                "Processor/Src/LoadStoreUnit/LoadStoreUnit.sv",
                "Processor/Src/LoadStoreUnit/LoadStoreUnitIF.sv",
                "Processor/Src/LoadStoreUnit/LoadStoreUnitTypes.sv",
                "Processor/Src/LoadStoreUnit/StoreCommitter.sv",
                "Processor/Src/LoadStoreUnit/StoreQueue.sv",
                "Processor/Src/Memory/Axi4LiteControlMemoryIF.sv",
                "Processor/Src/Memory/Axi4LiteControlRegister.sv",
                "Processor/Src/Memory/Axi4LiteControlRegisterIF.sv",
                "Processor/Src/Memory/Axi4LiteMemory.sv",
                "Processor/Src/Memory/Axi4Memory.sv",
                "Processor/Src/Memory/Axi4MemoryIF.sv",
                "Processor/Src/Memory/ControlQueue.sv",
                "Processor/Src/Memory/Memory.sv",
                "Processor/Src/Memory/MemoryLatencySimulator.sv",
                "Processor/Src/Memory/MemoryMapTypes.sv",
                "Processor/Src/Memory/MemoryReadReqQueue.sv",
                "Processor/Src/Memory/MemoryTypes.sv",
                "Processor/Src/Memory/MemoryWriteDataQueue.sv",
                "Processor/Src/MulDivUnit/MulDivUnit.sv",
                "Processor/Src/MulDivUnit/MulDivUnitIF.sv",
                "Processor/Src/Pipeline/CommitStage.sv",
                "Processor/Src/Pipeline/CommitStageIF.sv",
                "Processor/Src/Pipeline/DecodeStage.sv",
                "Processor/Src/Pipeline/DecodeStageIF.sv",
                "Processor/Src/Pipeline/DispatchStage.sv",
                "Processor/Src/Pipeline/DispatchStageIF.sv",
                "Processor/Src/Pipeline/PipelineTypes.sv",
                "Processor/Src/Pipeline/PreDecodeStage.sv",
                "Processor/Src/Pipeline/PreDecodeStageIF.sv",
                "Processor/Src/Pipeline/RenameStage.sv",
                "Processor/Src/Pipeline/RenameStageIF.sv",
                "Processor/Src/Pipeline/ScheduleStage.sv",
                "Processor/Src/Pipeline/ScheduleStageIF.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStage.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerExecutionStageIF.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStage.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerIssueStageIF.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStage.sv",
                "Processor/Src/Pipeline/ComplexIntegerBackEnd/ComplexIntegerRegisterReadStageIF.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPExecutionStage.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPExecutionStageIF.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPIssueStage.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPIssueStageIF.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStage.sv",
                "Processor/Src/Pipeline/FPBackEnd/FPRegisterReadStageIF.sv",
                "Processor/Src/Pipeline/FetchStage/FetchStage.sv",
                "Processor/Src/Pipeline/FetchStage/FetchStageIF.sv",
                "Processor/Src/Pipeline/FetchStage/NextPCStage.sv",
                "Processor/Src/Pipeline/FetchStage/NextPCStageIF.sv",
                "Processor/Src/Pipeline/FetchStage/PC.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStage.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerExecutionStageIF.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStage.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerIssueStageIF.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStage.sv",
                "Processor/Src/Pipeline/IntegerBackEnd/IntegerRegisterReadStageIF.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStage.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryAccessStageIF.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStage.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryExecutionStageIF.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStage.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryIssueStageIF.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStage.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryRegisterReadStageIF.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStage.sv",
                "Processor/Src/Pipeline/MemoryBackEnd/MemoryTagAccessStageIF.sv",
                "Processor/Src/Primitives/Divider.sv",
                "Processor/Src/Primitives/FlipFlop.sv",
                "Processor/Src/Primitives/FreeList.sv",
                "Processor/Src/Primitives/LRU_Counter.sv",
                "Processor/Src/Primitives/Multiplier.sv",
                "Processor/Src/Primitives/Picker.sv",
                "Processor/Src/Primitives/Queue.sv",
                "Processor/Src/Primitives/RAM.sv",
                "Processor/Src/Primitives/RAM_Synplify.sv",
                "Processor/Src/Primitives/RAM_Vivado.sv",
                "Processor/Src/Privileged/CSR_Unit.sv",
                "Processor/Src/Privileged/CSR_UnitIF.sv",
                "Processor/Src/Privileged/CSR_UnitTypes.sv",
                "Processor/Src/Privileged/InterruptController.sv",
                "Processor/Src/Recovery/RecoveryManager.sv",
                "Processor/Src/Recovery/RecoveryManagerIF.sv",
                "Processor/Src/RegisterFile/BypassController.sv",
                "Processor/Src/RegisterFile/BypassNetwork.sv",
                "Processor/Src/RegisterFile/BypassNetworkIF.sv",
                "Processor/Src/RegisterFile/BypassTypes.sv",
                "Processor/Src/RegisterFile/RegisterFile.sv",
                "Processor/Src/RegisterFile/RegisterFileIF.sv",
                "Processor/Src/RenameLogic/ActiveList.sv",
                "Processor/Src/RenameLogic/ActiveListIF.sv",
                "Processor/Src/RenameLogic/ActiveListIndexTypes.sv",
                "Processor/Src/RenameLogic/RMT.sv",
                "Processor/Src/RenameLogic/RenameLogic.sv",
                "Processor/Src/RenameLogic/RenameLogicCommitter.sv",
                "Processor/Src/RenameLogic/RenameLogicIF.sv",
                "Processor/Src/RenameLogic/RenameLogicTypes.sv",
                "Processor/Src/RenameLogic/RetirementRMT.sv",
                "Processor/Src/Scheduler/DestinationRAM.sv",
                "Processor/Src/Scheduler/IssueQueue.sv",
                "Processor/Src/Scheduler/MemoryDependencyPredictor.sv",
                "Processor/Src/Scheduler/ProducerMatrix.sv",
                "Processor/Src/Scheduler/ReadyBitTable.sv",
                "Processor/Src/Scheduler/ReplayQueue.sv",
                "Processor/Src/Scheduler/Scheduler.sv",
                "Processor/Src/Scheduler/SchedulerIF.sv",
                "Processor/Src/Scheduler/SchedulerTypes.sv",
                "Processor/Src/Scheduler/SelectLogic.sv",
                "Processor/Src/Scheduler/SourceCAM.sv",
                "Processor/Src/Scheduler/WakeupLogic.sv",
                "Processor/Src/Scheduler/WakeupPipelineRegister.sv",
                "Processor/Src/Scheduler/WakeupSelectIF.sv"
            ],
            "include_dirs": [],
            "repository": "https://github.com/rsd-devel/rsd",
            "top_module": "",
            "extra_flags": [],
            "language_version": "2012"
        },
        "kronos": {
            "name": "kronos",
            "folder": "kronos",
            "sim_files": [
            ],
            "files": [
                "rtl/core/kronos_EX.sv",
                "rtl/core/kronos_ID.sv",
                "rtl/core/kronos_IF.sv",
                "rtl/core/kronos_RF.sv",
                "rtl/core/kronos_agu.sv",
                "rtl/core/kronos_alu.sv",
                "rtl/core/kronos_branch.sv",
                "rtl/core/kronos_core.sv",
                "rtl/core/kronos_counter64.sv",
                "rtl/core/kronos_csr.sv",
                "rtl/core/kronos_hcu.sv",
                "rtl/core/kronos_lsu.sv",
                "rtl/core/kronos_types.sv"
            ],
            "include_dirs": [],
            "repository": "https://github.com/SonalPinto/kronos",
            "top_module": "kronos_core",
            "extra_flags": [],
            "language_version": "2012"
        },
        "RS5": {
            "name": "RS5",
            "folder": "RS5",
            "sim_files": [
            ],
            "files": [
                "rtl/CSRBank.sv",
                "rtl/RS5.sv",
                "rtl/aes_unit.sv",
                "rtl/align.sv",
                "rtl/decode.sv",
                "rtl/decompresser.sv",
                "rtl/div.sv",
                "rtl/execute.sv",
                "rtl/fetch.sv",
                "rtl/mmu.sv",
                "rtl/mul.sv",
                "rtl/mulNbits.sv",
                "rtl/regbank.sv",
                "rtl/retire.sv",
                "rtl/vectorALU.sv",
                "rtl/vectorCSRs.sv",
                "rtl/vectorLSU.sv",
                "rtl/vectorRegbank.sv",
                "rtl/vectorUnit.sv",
                "rtl/aes/riscv_crypto_aes_fwd_sbox.sv",
                "rtl/aes/riscv_crypto_aes_sbox.sv",
                "rtl/aes/riscv_crypto_sbox_aes_out.sv",
                "rtl/aes/riscv_crypto_sbox_aes_top.sv",
                "rtl/aes/riscv_crypto_sbox_inv_mid.sv"
            ],
            "include_dirs": ["rtl/"],
            "repository": "https://github.com/gaph-pucrs/RS5",
            "top_module": "RS5",
            "extra_flags": [],
            "language_version": "2012"
        },
        "e203_hbirdv2": {
            "name": "e203_hbirdv2",
            "folder": "e203_hbirdv2",
            "sim_files": [
            ],
            "files": [
                "rtl/e203/core/config.v",
                "rtl/e203/core/e203_biu.v",
                "rtl/e203/core/e203_clk_ctrl.v",
                "rtl/e203/core/e203_clkgate.v",
                "rtl/e203/core/e203_core.v",
                "rtl/e203/core/e203_cpu.v",
                "rtl/e203/core/e203_cpu_top.v",
                "rtl/e203/core/e203_defines.v",
                "rtl/e203/core/e203_dtcm_ctrl.v",
                "rtl/e203/core/e203_dtcm_ram.v",
                "rtl/e203/core/e203_extend_csr.v",
                "rtl/e203/core/e203_exu.v",
                "rtl/e203/core/e203_exu_alu.v",
                "rtl/e203/core/e203_exu_alu_bjp.v",
                "rtl/e203/core/e203_exu_alu_csrctrl.v",
                "rtl/e203/core/e203_exu_alu_dpath.v",
                "rtl/e203/core/e203_exu_alu_lsuagu.v",
                "rtl/e203/core/e203_exu_alu_muldiv.v",
                "rtl/e203/core/e203_exu_alu_rglr.v",
                "rtl/e203/core/e203_exu_branchslv.v",
                "rtl/e203/core/e203_exu_commit.v",
                "rtl/e203/core/e203_exu_csr.v",
                "rtl/e203/core/e203_exu_decode.v",
                "rtl/e203/core/e203_exu_disp.v",
                "rtl/e203/core/e203_exu_excp.v",
                "rtl/e203/core/e203_exu_longpwbck.v",
                "rtl/e203/core/e203_exu_nice.v",
                "rtl/e203/core/e203_exu_oitf.v",
                "rtl/e203/core/e203_exu_regfile.v",
                "rtl/e203/core/e203_exu_wbck.v",
                "rtl/e203/core/e203_ifu.v",
                "rtl/e203/core/e203_ifu_ifetch.v",
                "rtl/e203/core/e203_ifu_ift2icb.v",
                "rtl/e203/core/e203_ifu_litebpu.v",
                "rtl/e203/core/e203_ifu_minidec.v",
                "rtl/e203/core/e203_irq_sync.v",
                "rtl/e203/core/e203_itcm_ctrl.v",
                "rtl/e203/core/e203_itcm_ram.v",
                "rtl/e203/core/e203_lsu.v",
                "rtl/e203/core/e203_lsu_ctrl.v",
                "rtl/e203/core/e203_reset_ctrl.v",
                "rtl/e203/core/e203_srams.v",
                "rtl/e203/general/sirv_1cyc_sram_ctrl.v",
                "rtl/e203/general/sirv_gnrl_bufs.v",
                "rtl/e203/general/sirv_gnrl_dffs.v",
                "rtl/e203/general/sirv_gnrl_icbs.v",
                "rtl/e203/general/sirv_gnrl_ram.v",
                "rtl/e203/general/sirv_gnrl_xchecker.v",
                "rtl/e203/general/sirv_sim_ram.v",
                "rtl/e203/general/sirv_sram_icb_ctrl.v",
                "rtl/e203/subsys/e203_subsys_clint.v",
                "rtl/e203/subsys/e203_subsys_gfcm.v",
                "rtl/e203/subsys/e203_subsys_hclkgen.v",
                "rtl/e203/subsys/e203_subsys_hclkgen_rstsync.v",
                "rtl/e203/subsys/e203_subsys_main.v",
                "rtl/e203/subsys/e203_subsys_mems.v",
                "rtl/e203/subsys/e203_subsys_nice_core.v",
                "rtl/e203/subsys/e203_subsys_perips.v",
                "rtl/e203/subsys/e203_subsys_plic.v",
                "rtl/e203/subsys/e203_subsys_pll.v",
                "rtl/e203/subsys/e203_subsys_pllclkdiv.v",
                "rtl/e203/subsys/e203_subsys_top.v"
            ],
            "include_dirs": [
                "rtl/e203/core/"
            ],
            "repository": "https://github.com/riscv-mcu/e203_hbirdv2",
            "top_module": "e203_cpu_top",
            "extra_flags": [
                " -DDISABLE_SV_ASSERTION=1",
                "-gsupported-assertions"
            ],
            "language_version": "2009"
        },
        "Cores-VeeR-EH2": {
            "name": "Cores-VeeR-EH2",
            "folder": "Cores-VeeR-EH2",
            "sim_files": [
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_wrapper.v",
                "design/dmi/rvjtag_tap.v",
                "design/eh2_dma_ctrl.sv",
                "design/eh2_pic_ctrl.sv",
                "design/eh2_veer.sv",
                "design/dbg/eh2_dbg.sv",
                "design/dec/eh2_dec.sv",
                "design/dec/eh2_dec_csr.sv",
                "design/dec/eh2_dec_decode_ctl.sv",
                "design/dec/eh2_dec_gpr_ctl.sv",
                "design/dec/eh2_dec_ib_ctl.sv",
                "design/dec/eh2_dec_tlu_ctl.sv",
                "design/dec/eh2_dec_tlu_top.sv",
                "design/dec/eh2_dec_trigger.sv",
                "design/exu/eh2_exu.sv",
                "design/exu/eh2_exu_alu_ctl.sv",
                "design/exu/eh2_exu_div_ctl.sv",
                "design/exu/eh2_exu_mul_ctl.sv",
                "design/ifu/eh2_ifu.sv",
                "design/ifu/eh2_ifu_aln_ctl.sv",
                "design/ifu/eh2_ifu_bp_ctl.sv",
                "design/ifu/eh2_ifu_compress_ctl.sv",
                "design/ifu/eh2_ifu_ic_mem.sv",
                "design/ifu/eh2_ifu_iccm_mem.sv",
                "design/ifu/eh2_ifu_ifc_ctl.sv",
                "design/ifu/eh2_ifu_mem_ctl.sv",
                "design/include/eh2_def.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/eh2_lib.sv",
                "design/lib/mem_lib.sv",
                "design/lsu/eh2_lsu.sv",
                "design/lsu/eh2_lsu_addrcheck.sv",
                "design/lsu/eh2_lsu_amo.sv",
                "design/lsu/eh2_lsu_bus_buffer.sv",
                "design/lsu/eh2_lsu_bus_intf.sv",
                "design/lsu/eh2_lsu_clkdomain.sv",
                "design/lsu/eh2_lsu_dccm_ctl.sv",
                "design/lsu/eh2_lsu_dccm_mem.sv",
                "design/lsu/eh2_lsu_ecc.sv",
                "design/lsu/eh2_lsu_lsc_ctl.sv",
                "design/lsu/eh2_lsu_trigger.sv"
            ],
            "include_dirs": [
                "design/include"
            ],
            "repository": "https://github.com/chipsalliance/Cores-VeeR-EH2",
            "top_module": "eh2_veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "Cores-VeeR-EL2": {
            "name": "Cores-VeeR-EL2",
            "folder": "Cores-VeeR-EL2",
            "sim_files": [
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_mux.v",
                "design/dmi/dmi_wrapper.v",
                "design/dmi/rvjtag_tap.v",
                "design/el2_dma_ctrl.sv",
                "design/el2_mem.sv",
                "design/el2_pic_ctrl.sv",
                "design/el2_pmp.sv",
                "design/el2_veer.sv",
                "design/dbg/el2_dbg.sv",
                "design/dec/el2_dec.sv",
                "design/dec/el2_dec_decode_ctl.sv",
                "design/dec/el2_dec_gpr_ctl.sv",
                "design/dec/el2_dec_ib_ctl.sv",
                "design/dec/el2_dec_pmp_ctl.sv",
                "design/dec/el2_dec_tlu_ctl.sv",
                "design/dec/el2_dec_trigger.sv",
                "design/exu/el2_exu.sv",
                "design/exu/el2_exu_alu_ctl.sv",
                "design/exu/el2_exu_div_ctl.sv",
                "design/exu/el2_exu_mul_ctl.sv",
                "design/ifu/el2_ifu.sv",
                "design/ifu/el2_ifu_aln_ctl.sv",
                "design/ifu/el2_ifu_bp_ctl.sv",
                "design/ifu/el2_ifu_compress_ctl.sv",
                "design/ifu/el2_ifu_ic_mem.sv",
                "design/ifu/el2_ifu_iccm_mem.sv",
                "design/ifu/el2_ifu_ifc_ctl.sv",
                "design/ifu/el2_ifu_mem_ctl.sv",
                "design/include/el2_def.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/el2_lib.sv",
                "design/lib/el2_mem_if.sv",
                "design/lib/mem_lib.sv",
                "design/lsu/el2_lsu.sv",
                "design/lsu/el2_lsu_addrcheck.sv",
                "design/lsu/el2_lsu_bus_buffer.sv",
                "design/lsu/el2_lsu_bus_intf.sv",
                "design/lsu/el2_lsu_clkdomain.sv",
                "design/lsu/el2_lsu_dccm_ctl.sv",
                "design/lsu/el2_lsu_dccm_mem.sv",
                "design/lsu/el2_lsu_ecc.sv",
                "design/lsu/el2_lsu_lsc_ctl.sv",
                "design/lsu/el2_lsu_trigger.sv"
            ],
            "include_dirs": [
                "design/include/"
            ],
            "repository": "https://github.com/chipsalliance/Cores-VeeR-EL2",
            "top_module": "el2_veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "Cores-VeeR-EH1": {
            "name": "Cores-VeeR-EH1",
            "folder": "Cores-VeeR-EH1",
            "sim_files": [
            ],
            "files": [
                "design/dmi/dmi_jtag_to_core_sync.v",
                "design/dmi/dmi_wrapper.v",
                "design/dma_ctrl.sv",
                "design/mem.sv",
                "design/pic_ctrl.sv",
                "design/veer.sv",
                "design/veer_wrapper.sv",
                "design/dbg/dbg.sv",
                "design/dec/dec.sv",
                "design/dec/dec_decode_ctl.sv",
                "design/dec/dec_gpr_ctl.sv",
                "design/dec/dec_ib_ctl.sv",
                "design/dec/dec_tlu_ctl.sv",
                "design/dec/dec_trigger.sv",
                "design/dmi/rvjtag_tap.sv",
                "design/exu/exu.sv",
                "design/exu/exu_alu_ctl.sv",
                "design/exu/exu_div_ctl.sv",
                "design/exu/exu_mul_ctl.sv",
                "design/ifu/ifu.sv",
                "design/ifu/ifu_aln_ctl.sv",
                "design/ifu/ifu_bp_ctl.sv",
                "design/ifu/ifu_compress_ctl.sv",
                "design/ifu/ifu_ic_mem.sv",
                "design/ifu/ifu_iccm_mem.sv",
                "design/ifu/ifu_ifc_ctl.sv",
                "design/ifu/ifu_mem_ctl.sv",
                "design/include/veer_types.sv",
                "design/lib/ahb_to_axi4.sv",
                "design/lib/axi4_to_ahb.sv",
                "design/lib/beh_lib.sv",
                "design/lib/mem_lib.sv",
                "design/lib/svci_to_axi4.sv",
                "design/lsu/lsu.sv",
                "design/lsu/lsu_addrcheck.sv",
                "design/lsu/lsu_bus_buffer.sv",
                "design/lsu/lsu_bus_intf.sv",
                "design/lsu/lsu_clkdomain.sv",
                "design/lsu/lsu_dccm_ctl.sv",
                "design/lsu/lsu_dccm_mem.sv",
                "design/lsu/lsu_ecc.sv",
                "design/lsu/lsu_lsc_ctl.sv",
                "design/lsu/lsu_trigger.sv"
            ],
            "include_dirs": [
                "design/include"
            ],
            "repository": "https://github.com/chipsalliance/Cores-VeeR-EH1",
            "top_module": "veer",
            "extra_flags": [],
            "language_version": "2012"
        },
        "mriscv": {
            "name": "mriscv",
            "folder": "mriscv",
            "sim_files": [
            ],
            "files": [
                "mriscvcore/mriscvcore.v",
                "mriscvcore/ALU/ALU.v",
                "mriscvcore/DECO_INSTR/DECO_INSTR.v",
                "mriscvcore/FSM/FSM.v",
                "mriscvcore/IRQ/IRQ.v",
                "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v",
                "mriscvcore/MULT/MULT.v",
                "mriscvcore/REG_FILE/REG_FILE.v",
                "mriscvcore/UTILITIES/UTILITY.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/onchipuis/mriscv",
            "top_module": "mriscvcore",
            "extra_flags": [],
            "language_version": "2005"
        },
        "serv": {
            "name": "serv",
            "folder": "serv",
            "sim_files": [
            ],
            "files": [
                "rtl/serv_aligner.v",
                "rtl/serv_alu.v",
                "rtl/serv_bufreg.v",
                "rtl/serv_bufreg2.v",
                "rtl/serv_compdec.v",
                "rtl/serv_csr.v",
                "rtl/serv_ctrl.v",
                "rtl/serv_decode.v",
                "rtl/serv_immdec.v",
                "rtl/serv_mem_if.v",
                "rtl/serv_rf_if.v",
                "rtl/serv_rf_ram.v",
                "rtl/serv_rf_ram_if.v",
                "rtl/serv_rf_top.v",
                "rtl/serv_state.v",
                "rtl/serv_synth_wrapper.v",
                "rtl/serv_top.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/olofk/serv",
            "top_module": "serv_top",
            "extra_flags": [],
            "language_version": "2005"
        },
        "VexRiscv":{
            "name":"VexRiscv",
            "folder":"VexRiscv",
            "sim_files":[],
            "files":[
                "VexRiscv.v"
            ],
            "include_dirs": [],
            "repository": "https://github.com/SpinalHDL/VexRiscv",
            "top_module": "VexRiscv",
            "extra_flags": [],
            "language_version": "2005",
            "pre_script": "sbt \"runMain vexriscv.demo.GenFull\""
        }
    }
}