<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_3" LaunchPart="xc7a100tcsg324-1" LaunchTime="1510241352">
  <File Type="PWROPT-DRC" Name="ADC_BRIDGE_drc_pwropted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="ADC_BRIDGE_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="ADC_BRIDGE_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="ADC_BRIDGE_power_routed.rpx"/>
  <File Type="PA-TCL" Name="ADC_BRIDGE.tcl"/>
  <File Type="OPT-HWDEF" Name="ADC_BRIDGE.hwdef"/>
  <File Type="RDI-RDI" Name="ADC_BRIDGE.vdi"/>
  <File Type="OPT-DCP" Name="ADC_BRIDGE_opt.dcp"/>
  <File Type="OPT-DRC" Name="ADC_BRIDGE_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="ADC_BRIDGE_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="ADC_BRIDGE_pwropt.dcp"/>
  <File Type="PWROPT-TIMING" Name="ADC_BRIDGE_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="ADC_BRIDGE_placed.dcp"/>
  <File Type="PLACE-IO" Name="ADC_BRIDGE_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="ADC_BRIDGE_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="ADC_BRIDGE_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="ADC_BRIDGE_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="ADC_BRIDGE_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="ADC_BRIDGE_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="ADC_BRIDGE_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="ADC_BRIDGE_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="ADC_BRIDGE_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="ADC_BRIDGE_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="ADC_BRIDGE_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="ADC_BRIDGE_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="ADC_BRIDGE_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="ADC_BRIDGE_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="ADC_BRIDGE_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="ADC_BRIDGE_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="ADC_BRIDGE_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="ADC_BRIDGE_drc_routed.pb"/>
  <File Type="BG-BIN" Name="ADC_BRIDGE.bin"/>
  <File Type="ROUTE-DRC-RPX" Name="ADC_BRIDGE_drc_routed.rpx"/>
  <File Type="BG-DRC" Name="ADC_BRIDGE.drc"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="ADC_BRIDGE_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MSK" Name="ADC_BRIDGE.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="ADC_BRIDGE_methodology_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="ADC_BRIDGE.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="ADC_BRIDGE_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR" Name="ADC_BRIDGE_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="ADC_BRIDGE_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="ADC_BRIDGE_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="ADC_BRIDGE_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="ADC_BRIDGE_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="ADC_BRIDGE_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="ADC_BRIDGE_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="ADC_BRIDGE_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="ADC_BRIDGE_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="ADC_BRIDGE_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="ADC_BRIDGE_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="ADC_BRIDGE_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="ADC_BRIDGE_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="ADC_BRIDGE_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIT" Name="ADC_BRIDGE.bit"/>
  <File Type="BITSTR-RBT" Name="ADC_BRIDGE.rbt"/>
  <File Type="BITSTR-NKY" Name="ADC_BRIDGE.nky"/>
  <File Type="BITSTR-BMM" Name="ADC_BRIDGE_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="ADC_BRIDGE.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="ADC_BRIDGE.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/utility.vhd"/>
        <Attr Name="ImportTime" Val="1493294990"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/transmitter_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1492079745"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/receiver_fsm.vhd"/>
        <Attr Name="ImportTime" Val="1470331972"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/arbiter.vhd"/>
        <Attr Name="ImportTime" Val="1462280318"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/usb_fpga_bridge.vhd"/>
        <Attr Name="ImportTime" Val="1492074774"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/TESI_DIGITALE/VIVADO TRANSMIT FROM FPGA/import_ise_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../VIVADO TRANSMIT FROM FPGA/import_ise_summary.txt"/>
        <Attr Name="ImportTime" Val="1491902909"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/command_block.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/sources_1/new/command_block.vhd"/>
        <Attr Name="ImportTime" Val="1494862754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PIPO_SHIFT.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/sources_1/new/PIPO_SHIFT.vhd"/>
        <Attr Name="ImportTime" Val="1494849886"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SINGLE_SHOT_ADC.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../PROVA_ADC_TEST_AX3/PROVA_ADC_TEST_AX3.srcs/sources_1/new/SINGLE_SHOT_ADC.vhd"/>
        <Attr Name="ImportTime" Val="1501792337"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FUNNEL.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../funnel/funnel.srcs/sources_1/new/FUNNEL.vhd"/>
        <Attr Name="ImportTime" Val="1508762834"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FUNNEL_FIFO.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../funnel/funnel.srcs/sources_1/new/FUNNEL_FIFO.vhd"/>
        <Attr Name="ImportTime" Val="1508763150"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/circular_buffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../funnel/funnel.srcs/sources_1/new/circular_buffer.vhd"/>
        <Attr Name="ImportTime" Val="1508327645"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/main.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../funnel/funnel.srcs/sources_1/imports/Desktop/Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/main.vhd"/>
        <Attr Name="ImportTime" Val="1508746425"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ADC_ARRAY.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../funnel/funnel.srcs/sources_1/new/ADC_ARRAY.vhd"/>
        <Attr Name="ImportTime" Val="1508421526"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/program_spi.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../program_asic_2/program_asic_2.srcs/sources_1/new/program_spi.vhd"/>
        <Attr Name="ImportTime" Val="1509961706"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ADC_BRIDGE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/transmit_from_fpga_test/mirror_ucf.ucf">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror_ucf.ucf"/>
        <Attr Name="ImportTime" Val="1476192135"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/transmit_from_fpga_test/mirror_nets.ucf">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Michele Ricci materiale/fpga/test_comunicazione/transmit_from_fpga_test/mirror_nets.ucf"/>
        <Attr Name="ImportTime" Val="1470391670"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/CONSTRAINTS_PROVA.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../start_stop_5_13/start_stop_5_13.srcs/constrs_1/new/CONSTRAINTS_PROVA.xdc"/>
        <Attr Name="ImportTime" Val="1495113779"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/CONSTRAINTS_PROVA.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="transmitter_fifo"/>
  <BlockFileSet Type="BlockSrcs" Name="clock_generator"/>
  <BlockFileSet Type="BlockSrcs" Name="ftdi_clock_gen"/>
  <BlockFileSet Type="BlockSrcs" Name="receiver_FIFO"/>
</GenRun>
