{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/ControlFPGA/ethlink.vhd " "Source file: /home/na62torino/Data/ControlFPGA/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556549413645 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556549413645 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/ControlFPGA/ethlink.vhd " "Source file: /home/na62torino/Data/ControlFPGA/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556549413812 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556549413812 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/ControlFPGA/ethlink.vhd " "Source file: /home/na62torino/Data/ControlFPGA/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1556549413953 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1556549413953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556549414905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556549414906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:50:14 2019 " "Processing started: Mon Apr 29 16:50:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556549414906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549414906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549414906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556549415758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556549415758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataRICH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataRICH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatarich-SYN " "Found design unit 1: altramdatarich-SYN" {  } { { "mac/altramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425080 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataRICH " "Found entity 1: altramdataRICH" {  } { { "mac/altramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataRICH.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataLAV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataLAV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatalav-SYN " "Found design unit 1: altramdatalav-SYN" {  } { { "mac/altramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425081 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataLAV " "Found entity 1: altramdataLAV" {  } { { "mac/altramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataLAV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sendfifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/sendfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_sendfifo " "Found design unit 1: component_sendfifo" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425081 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sendfifo-rtl " "Found design unit 2: sendfifo-rtl" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425081 ""} { "Info" "ISGN_ENTITY_NAME" "1 sendfifo " "Found entity 1: sendfifo" {  } { { "mac/sendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataRICH.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataRICH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataRICH " "Found design unit 1: component_ramdataRICH" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425082 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataRICH-rtl " "Found design unit 2: ramdataRICH-rtl" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425082 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataRICH " "Found entity 1: ramdataRICH" {  } { { "mac/ramdataRICH.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataRICH.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataLAV.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataLAV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataLAV " "Found design unit 1: component_ramdataLAV" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataLAV-rtl " "Found design unit 2: ramdataLAV-rtl" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataLAV " "Found entity 1: ramdataLAV" {  } { { "mac/ramdataLAV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataLAV.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/fifo1trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/fifo1trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_fifo1trigger " "Found design unit 1: component_fifo1trigger" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo1trigger-rtl " "Found design unit 2: fifo1trigger-rtl" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo1trigger " "Found entity 1: fifo1trigger" {  } { { "mac/fifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo1trigger.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altfifo1trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altfifo1trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfifo1trigger-SYN " "Found design unit 1: altfifo1trigger-SYN" {  } { { "mac/altfifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425084 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfifo1trigger " "Found entity 1: altfifo1trigger" {  } { { "mac/altfifo1trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo1trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/fifo2trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/fifo2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_fifo2trigger " "Found design unit 1: component_fifo2trigger" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fifo2trigger-rtl " "Found design unit 2: fifo2trigger-rtl" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425084 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo2trigger " "Found entity 1: fifo2trigger" {  } { { "mac/fifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/fifo2trigger.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altfifo2trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altfifo2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfifo2trigger-SYN " "Found design unit 1: altfifo2trigger-SYN" {  } { { "mac/altfifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425085 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfifo2trigger " "Found entity 1: altfifo2trigger" {  } { { "mac/altfifo2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altfifo2trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425086 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-rtl " "Found design unit 1: Controller-rtl" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425086 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-rtl " "Found design unit 1: random-rtl" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425087 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_refclk2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pll_refclk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_pll_refclk2 " "Found design unit 1: component_pll_refclk2" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425087 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_refclk2-rtl " "Found design unit 2: pll_refclk2-rtl" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425087 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_refclk2 " "Found entity 1: pll_refclk2" {  } { { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll_refclk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll_refclk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll_refclk2-SYN " "Found design unit 1: altpll_refclk2-SYN" {  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425088 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll_refclk2 " "Found entity 1: altpll_refclk2" {  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_rgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_rgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_rgmii " "Found design unit 1: component_mac_rgmii" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_rgmii-rtl " "Found design unit 2: mac_rgmii-rtl" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425089 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_rgmii " "Found entity 1: mac_rgmii" {  } { { "mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_rgmii.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/ddout1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/ddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddout1 " "Found design unit 1: component_ddout1" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddout1-rtl " "Found design unit 2: ddout1-rtl" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddout1 " "Found entity 1: ddout1" {  } { { "mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddout1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/ddin1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/ddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddin1 " "Found design unit 1: component_ddin1" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddin1-rtl " "Found design unit 2: ddin1-rtl" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddin1 " "Found entity 1: ddin1" {  } { { "mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/ddin1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/altddout1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/rgmii/altddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddout1-SYN " "Found design unit 1: altddout1-SYN" {  } { { "mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425091 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddout1 " "Found entity 1: altddout1" {  } { { "mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddout1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/altddin1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/rgmii/altddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddin1-SYN " "Found design unit 1: altddin1-SYN" {  } { { "mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425091 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddin1 " "Found entity 1: altddin1" {  } { { "mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/altddin1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rgmii/rgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rgmii/rgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rgmii1 " "Found design unit 1: component_rgmii1" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rgmii1-rtl " "Found design unit 2: rgmii1-rtl" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425092 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgmii1 " "Found entity 1: rgmii1" {  } { { "mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rgmii/rgmii1.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altiobuf1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altiobuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf1_iobuf_bidir_hto-RTL " "Found design unit 1: altiobuf1_iobuf_bidir_hto-RTL" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425121 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf1-RTL " "Found design unit 2: altiobuf1-RTL" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425121 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf1_iobuf_bidir_hto " "Found entity 1: altiobuf1_iobuf_bidir_hto" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425121 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf1 " "Found entity 2: altiobuf1" {  } { { "altiobuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/alttse1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/sgmii/alttse1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alttse1-SYN " "Found design unit 1: alttse1-SYN" {  } { { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425122 ""} { "Info" "ISGN_ENTITY_NAME" "1 alttse1 " "Found entity 1: alttse1" {  } { { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ethlink " "Found design unit 1: component_ethlink" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425124 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ethlink-rtl " "Found design unit 2: ethlink-rtl" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425124 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethlink " "Found entity 1: ethlink" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_sgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_sgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_sgmii " "Found design unit 1: component_mac_sgmii" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_sgmii-rtl " "Found design unit 2: mac_sgmii-rtl" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425125 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_sgmii " "Found entity 1: mac_sgmii" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdpram1_64_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdpram1_64_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram1_64_8-SYN " "Found design unit 1: altdpram1_64_8-SYN" {  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425126 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram1_64_8 " "Found entity 1: altdpram1_64_8" {  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/framegen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_framegen " "Found design unit 1: component_framegen" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425127 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 framegen-rtl " "Found design unit 2: framegen-rtl" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425127 ""} { "Info" "ISGN_ENTITY_NAME" "1 framegen " "Found entity 1: framegen" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/mac_gmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/mac_gmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_gmii " "Found design unit 1: component_mac_gmii" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425129 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_gmii-rtl " "Found design unit 2: mac_gmii-rtl" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_gmii " "Found entity 1: mac_gmii" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altrxdatabuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altrxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxdatabuf1-SYN " "Found design unit 1: altrxdatabuf1-SYN" {  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425130 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxdatabuf1 " "Found entity 1: altrxdatabuf1" {  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altrxtagbuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altrxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxtagbuf1-SYN " "Found design unit 1: altrxtagbuf1-SYN" {  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425130 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxtagbuf1 " "Found entity 1: altrxtagbuf1" {  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfifo2-SYN " "Found design unit 1: altdcfifo2-SYN" {  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425131 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfifo2 " "Found entity 1: altdcfifo2" {  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfiforx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx1-SYN " "Found design unit 1: altdcfiforx1-SYN" {  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425132 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx1 " "Found entity 1: altdcfiforx1" {  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdcfiforx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx2-SYN " "Found design unit 1: altdcfiforx2-SYN" {  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425132 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx2 " "Found entity 1: altdcfiforx2" {  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altdpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altdpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram2-SYN " "Found design unit 1: altdpram2-SYN" {  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425133 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram2 " "Found entity 1: altdpram2" {  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dpram2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram2 " "Found design unit 1: component_dpram2" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425133 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram2-rtl " "Found design unit 2: dpram2-rtl" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425133 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "mac/dpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/maclut.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/maclut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_maclut " "Found design unit 1: component_maclut" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maclut-rtl " "Found design unit 2: maclut-rtl" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425134 ""} { "Info" "ISGN_ENTITY_NAME" "1 maclut " "Found entity 1: maclut" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/pkg_crc32_d8.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mac/pkg_crc32_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_crc32_d8 " "Found design unit 1: pkg_crc32_d8" {  } { { "mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425135 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_crc32_d8-body " "Found design unit 2: pkg_crc32_d8-body" {  } { { "mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/pkg_crc32_d8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/crc32.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/crc32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_crc32 " "Found design unit 1: component_crc32" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc32-rtl " "Found design unit 2: crc32-rtl" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxdatabuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxdatabuf1 " "Found design unit 1: component_rxdatabuf1" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxdatabuf1-rtl " "Found design unit 2: rxdatabuf1-rtl" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxdatabuf1 " "Found entity 1: rxdatabuf1" {  } { { "mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxtagbuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxtagbuf1 " "Found design unit 1: component_rxtagbuf1" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxtagbuf1-rtl " "Found design unit 2: rxtagbuf1-rtl" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425137 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxtagbuf1 " "Found entity 1: rxtagbuf1" {  } { { "mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxframe1 " "Found design unit 1: component_rxframe1" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxframe1-rtl " "Found design unit 2: rxframe1-rtl" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425140 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxframe1 " "Found entity 1: rxframe1" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txframe1 " "Found design unit 1: component_txframe1" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425143 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txframe1-rtl " "Found design unit 2: txframe1-rtl" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425143 ""} { "Info" "ISGN_ENTITY_NAME" "1 txframe1 " "Found entity 1: txframe1" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/cmdctrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/cmdctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_cmdctrl " "Found design unit 1: component_cmdctrl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425146 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmdctrl-rtl " "Found design unit 2: cmdctrl-rtl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425146 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmdctrl " "Found entity 1: cmdctrl" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/regsync1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/regsync1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regsync1 " "Found design unit 1: component_regsync1" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425147 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regsync1-rtl " "Found design unit 2: regsync1-rtl" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425147 ""} { "Info" "ISGN_ENTITY_NAME" "1 regsync1 " "Found entity 1: regsync1" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/regfile1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/regfile1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regfile1 " "Found design unit 1: component_regfile1" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regfile1-rtl " "Found design unit 2: regfile1-rtl" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile1 " "Found entity 1: regfile1" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/sgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/sgmii/sgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_sgmii1 " "Found design unit 1: component_sgmii1" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sgmii1-rtl " "Found design unit 2: sgmii1-rtl" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgmii1 " "Found entity 1: sgmii1" {  } { { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txrxint.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txrxint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txrxint " "Found design unit 1: component_txrxint" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425150 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txrxint-rtl " "Found design unit 2: txrxint-rtl" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425150 ""} { "Info" "ISGN_ENTITY_NAME" "1 txrxint " "Found entity 1: txrxint" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/scfiforeg1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/scfiforeg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_scfiforeg1 " "Found design unit 1: component_scfiforeg1" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scfiforeg1-rtl " "Found design unit 2: scfiforeg1-rtl" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425151 ""} { "Info" "ISGN_ENTITY_NAME" "1 scfiforeg1 " "Found entity 1: scfiforeg1" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfifo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfifo2 " "Found design unit 1: component_dcfifo2" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfifo2-rtl " "Found design unit 2: dcfifo2-rtl" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfifo2 " "Found entity 1: dcfifo2" {  } { { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dpram1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dpram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram1 " "Found design unit 1: component_dpram1" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram1-rtl " "Found design unit 2: dpram1-rtl" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram1 " "Found entity 1: dpram1" {  } { { "mac/dpram1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfiforx1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx1 " "Found design unit 1: component_dcfiforx1" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx1-rtl " "Found design unit 2: dcfiforx1-rtl" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx1 " "Found entity 1: dcfiforx1" {  } { { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/dcfiforx2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/dcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx2 " "Found design unit 1: component_dcfiforx2" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx2-rtl " "Found design unit 2: dcfiforx2-rtl" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx2 " "Found entity 1: dcfiforx2" {  } { { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/rxport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/rxport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxport1 " "Found design unit 1: component_rxport1" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425155 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxport1-rtl " "Found design unit 2: rxport1-rtl" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 335 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425155 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxport1 " "Found entity 1: rxport1" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/txport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/txport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txport1 " "Found design unit 1: component_txport1" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txport1-rtl " "Found design unit 2: txport1-rtl" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 362 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""} { "Info" "ISGN_ENTITY_NAME" "1 txport1 " "Found entity 1: txport1" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/syncrst1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/syncrst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_syncrst1 " "Found design unit 1: component_syncrst1" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 syncrst1-rtl " "Found design unit 2: syncrst1-rtl" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""} { "Info" "ISGN_ENTITY_NAME" "1 syncrst1 " "Found entity 1: syncrst1" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/userlib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mac/userlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlib " "Found design unit 1: userlib" {  } { { "mac/userlib.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/userlib.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425159 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 userlib-body " "Found design unit 2: userlib-body" {  } { { "mac/userlib.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/userlib.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mac/globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "mac/globals.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/globals.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altram2trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altram2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altram2trigger-SYN " "Found design unit 1: altram2trigger-SYN" {  } { { "mac/altram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425160 ""} { "Info" "ISGN_ENTITY_NAME" "1 altram2trigger " "Found entity 1: altram2trigger" {  } { { "mac/altram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altram2trigger.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ram2trigger.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ram2trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ram2trigger " "Found design unit 1: component_ram2trigger" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram2trigger-rtl " "Found design unit 2: ram2trigger-rtl" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2trigger " "Found entity 1: ram2trigger" {  } { { "mac/ram2trigger.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ram2trigger.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataCHOD.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataCHOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataCHOD " "Found design unit 1: component_ramdataCHOD" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataCHOD-rtl " "Found design unit 2: ramdataCHOD-rtl" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataCHOD " "Found entity 1: ramdataCHOD" {  } { { "mac/ramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/ramdataMUV.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/ramdataMUV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ramdataMUV " "Found design unit 1: component_ramdataMUV" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425162 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ramdataMUV-rtl " "Found design unit 2: ramdataMUV-rtl" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425162 ""} { "Info" "ISGN_ENTITY_NAME" "1 ramdataMUV " "Found entity 1: ramdataMUV" {  } { { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataMUV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataMUV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatamuv-SYN " "Found design unit 1: altramdatamuv-SYN" {  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425163 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataMUV " "Found entity 1: altramdataMUV" {  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altsendfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altsendfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altsendfifo-SYN " "Found design unit 1: altsendfifo-SYN" {  } { { "mac/altsendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425163 ""} { "Info" "ISGN_ENTITY_NAME" "1 altsendfifo " "Found entity 1: altsendfifo" {  } { { "mac/altsendfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altsendfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/altramdataCHOD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/altramdataCHOD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altramdatachod-SYN " "Found design unit 1: altramdatachod-SYN" {  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425164 ""} { "Info" "ISGN_ENTITY_NAME" "1 altramdataCHOD " "Found entity 1: altramdataCHOD" {  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Trigger_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Trigger_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Trigger_input-rtl " "Found design unit 1: Trigger_input-rtl" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425164 ""} { "Info" "ISGN_ENTITY_NAME" "1 Trigger_input " "Found entity 1: Trigger_input" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/alttriggerfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac/alttriggerfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alttriggerfifo-SYN " "Found design unit 1: alttriggerfifo-SYN" {  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425165 ""} { "Info" "ISGN_ENTITY_NAME" "1 alttriggerfifo " "Found entity 1: alttriggerfifo" {  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/triggerfifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mac/triggerfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_triggerfifo " "Found design unit 1: component_triggerfifo" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425166 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 triggerfifo-rtl " "Found design unit 2: triggerfifo-rtl" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425166 ""} { "Info" "ISGN_ENTITY_NAME" "1 triggerfifo " "Found entity 1: triggerfifo" {  } { { "mac/triggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/triggerfifo.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425166 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "UINT 0 UNSIGNED std_logic_vector UNSIGNED ethlink.vhd(758) " "VHDL type inferencing warning at ethlink.vhd(758): two visible identifiers match \"UINT\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"std_logic_vector\", assuming \"UNSIGNED\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 758 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425176 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "UINT 0 UNSIGNED std_logic_vector UNSIGNED ethlink.vhd(836) " "VHDL type inferencing warning at ethlink.vhd(836): two visible identifiers match \"UINT\" because the actual at position 0 has an ambiguous type - it could be \"UNSIGNED\" or \"std_logic_vector\", assuming \"UNSIGNED\"" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 836 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556549425289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_locked Controller.vhd(90) " "Verilog HDL or VHDL warning at Controller.vhd(90): object \"pll_locked\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425292 "|Controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_readdata Controller.vhd(98) " "Verilog HDL or VHDL warning at Controller.vhd(98): object \"s_readdata\" assigned a value but never read" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425293 "|Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:PLL_INST " "Elaborating entity \"pll\" for hierarchy \"pll:PLL_INST\"" {  } { { "Controller.vhd" "PLL_INST" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:PLL_INST\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:PLL_INST\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:PLL_INST\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:PLL_INST\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:PLL_INST\|altpll:altpll_component " "Instantiated megafunction \"pll:PLL_INST\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425367 ""}  } { { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549425367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:RANDOM_INST " "Elaborating entity \"random\" for hierarchy \"random:RANDOM_INST\"" {  } { { "Controller.vhd" "RANDOM_INST" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425418 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RUN random.vhd(30) " "VHDL Process Statement warning at random.vhd(30): signal \"RUN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556549425419 "|Controller|random:RANDOM_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RUN random.vhd(34) " "VHDL Process Statement warning at random.vhd(34): signal \"RUN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/random.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556549425419 "|Controller|random:RANDOM_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger_input Trigger_input:TRIGGER_INST " "Elaborating entity \"Trigger_input\" for hierarchy \"Trigger_input:TRIGGER_INST\"" {  } { { "Controller.vhd" "TRIGGER_INST" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdfull Trigger_input.vhd(43) " "Verilog HDL or VHDL warning at Trigger_input.vhd(43): object \"s_rdfull\" assigned a value but never read" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425434 "|Controller|Trigger_input:TRIGGER_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdusedw Trigger_input.vhd(44) " "Verilog HDL or VHDL warning at Trigger_input.vhd(44): object \"s_rdusedw\" assigned a value but never read" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425434 "|Controller|Trigger_input:TRIGGER_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_wrempty Trigger_input.vhd(45) " "Verilog HDL or VHDL warning at Trigger_input.vhd(45): object \"s_wrempty\" assigned a value but never read" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425434 "|Controller|Trigger_input:TRIGGER_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_wrfull Trigger_input.vhd(46) " "Verilog HDL or VHDL warning at Trigger_input.vhd(46): object \"s_wrfull\" assigned a value but never read" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425434 "|Controller|Trigger_input:TRIGGER_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_wrusedw Trigger_input.vhd(47) " "Verilog HDL or VHDL warning at Trigger_input.vhd(47): object \"s_wrusedw\" assigned a value but never read" {  } { { "Trigger_input.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549425434 "|Controller|Trigger_input:TRIGGER_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alttriggerfifo Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst " "Elaborating entity \"alttriggerfifo\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\"" {  } { { "Trigger_input.vhd" "TRIGGERFIFO_inst" { Text "/home/na62torino/Data/ControlFPGA/Trigger_input.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/alttriggerfifo.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549425687 ""}  } { { "mac/alttriggerfifo.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/alttriggerfifo.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549425687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5lt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5lt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5lt1 " "Found entity 1: dcfifo_5lt1" {  } { { "db/dcfifo_5lt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5lt1 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated " "Elaborating entity \"dcfifo_5lt1\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_4fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_4fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_4fb " "Found entity 1: a_gray2bin_4fb" {  } { { "db/a_gray2bin_4fb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_gray2bin_4fb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_4fb Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_gray2bin_4fb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_4fb\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_gray2bin_4fb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_5lt1.tdf" "rdptr_g_gray2bin" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_347.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_347.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_347 " "Found entity 1: a_graycounter_347" {  } { { "db/a_graycounter_347.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_347.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_347 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_graycounter_347:rdptr_g1p " "Elaborating entity \"a_graycounter_347\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_graycounter_347:rdptr_g1p\"" {  } { { "db/dcfifo_5lt1.tdf" "rdptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_vhc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_vhc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_vhc " "Found entity 1: a_graycounter_vhc" {  } { { "db/a_graycounter_vhc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_vhc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_vhc Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_graycounter_vhc:wrptr_g1p " "Elaborating entity \"a_graycounter_vhc\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|a_graycounter_vhc:wrptr_g1p\"" {  } { { "db/dcfifo_5lt1.tdf" "wrptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dd1 " "Found entity 1: altsyncram_9dd1" {  } { { "db/altsyncram_9dd1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_9dd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dd1 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|altsyncram_9dd1:fifo_ram " "Elaborating entity \"altsyncram_9dd1\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|altsyncram_9dd1:fifo_ram\"" {  } { { "db/dcfifo_5lt1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_5lt1.tdf" "rs_brp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_5lt1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_5lt1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l46.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l46 " "Found entity 1: cmpr_l46" {  } { { "db/cmpr_l46.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_l46.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549425926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l46 Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|cmpr_l46:rdempty_eq_comp " "Elaborating entity \"cmpr_l46\" for hierarchy \"Trigger_input:TRIGGER_INST\|alttriggerfifo:TRIGGERFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5lt1:auto_generated\|cmpr_l46:rdempty_eq_comp\"" {  } { { "db/dcfifo_5lt1.tdf" "rdempty_eq_comp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_5lt1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ethlink ethlink:ethlink_inst " "Elaborating entity \"ethlink\" for hierarchy \"ethlink:ethlink_inst\"" {  } { { "Controller.vhd" "ethlink_inst" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549425932 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "allnets ethlink.vhd(320) " "VHDL warning at ethlink.vhd(320): sensitivity list already contains allnets" {  } { { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 320 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549425966 "|Controller|ethlink:ethlink_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncrst1 ethlink:ethlink_inst\|syncrst1:SyncRST " "Elaborating entity \"syncrst1\" for hierarchy \"ethlink:ethlink_inst\|syncrst1:SyncRST\"" {  } { { "ethlink.vhd" "SyncRST" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426509 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs syncrst1.vhd(268) " "VHDL warning at syncrst1.vhd(268): sensitivity list already contains inputs" {  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 268 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549426509 "|Controller|ethlink:ethlink_inst|syncrst1:SyncRST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_refclk2 ethlink:ethlink_inst\|pll_refclk2:PLL " "Elaborating entity \"pll_refclk2\" for hierarchy \"ethlink:ethlink_inst\|pll_refclk2:PLL\"" {  } { { "ethlink.vhd" "PLL" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_refclk2 ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst " "Elaborating entity \"altpll_refclk2\" for hierarchy \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\"" {  } { { "pll_refclk2.vhd" "altpll_refclk2_inst" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\"" {  } { { "altpll_refclk2.vhd" "altpll_component" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\"" {  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component " "Instantiated megafunction \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll_refclk2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll_refclk2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549426531 ""}  } { { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549426531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_refclk2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_refclk2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_refclk2_altpll " "Found entity 1: altpll_refclk2_altpll" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549426564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549426564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_refclk2_altpll ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated " "Elaborating entity \"altpll_refclk2_altpll\" for hierarchy \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triggerfifo ethlink:ethlink_inst\|triggerfifo:Trigger_t " "Elaborating entity \"triggerfifo\" for hierarchy \"ethlink:ethlink_inst\|triggerfifo:Trigger_t\"" {  } { { "ethlink.vhd" "Trigger_t" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sendfifo ethlink:ethlink_inst\|sendfifo:\\SENDFIFO_inst:0:SENDFIFO_inst " "Elaborating entity \"sendfifo\" for hierarchy \"ethlink:ethlink_inst\|sendfifo:\\SENDFIFO_inst:0:SENDFIFO_inst\"" {  } { { "ethlink.vhd" "\\SENDFIFO_inst:0:SENDFIFO_inst" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsendfifo ethlink:ethlink_inst\|sendfifo:\\SENDFIFO_inst:0:SENDFIFO_inst\|altsendfifo:altsendfifo_inst " "Elaborating entity \"altsendfifo\" for hierarchy \"ethlink:ethlink_inst\|sendfifo:\\SENDFIFO_inst:0:SENDFIFO_inst\|altsendfifo:altsendfifo_inst\"" {  } { { "mac/sendfifo.vhd" "altsendfifo_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/sendfifo.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549426812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramdataCHOD ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD " "Elaborating entity \"ramdataCHOD\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\"" {  } { { "ethlink.vhd" "dataRAMCHOD" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549427228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altramdataCHOD ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst " "Elaborating entity \"altramdataCHOD\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\"" {  } { { "mac/ramdataCHOD.vhd" "altramdataCHOD_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataCHOD.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549427238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altramdataCHOD.vhd" "altsyncram_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549427261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549427270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./rootToMif/exportIRC.mif " "Parameter \"init_file\" = \"./rootToMif/exportIRC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549427270 ""}  } { { "mac/altramdataCHOD.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataCHOD.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549427270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ba34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ba34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ba34 " "Found entity 1: altsyncram_ba34" {  } { { "db/altsyncram_ba34.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_ba34.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549427370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549427370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ba34 ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated " "Elaborating entity \"altsyncram_ba34\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549427371 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 32768 0 1 1 " "1 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "32767 " "Memory Initialization File Address 32767 is not initialized" {  } { { "/home/na62torino/Data/ControlFPGA/rootToMif/exportIRC.mif" "" { Text "/home/na62torino/Data/ControlFPGA/rootToMif/exportIRC.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1556549427567 ""}  } { { "/home/na62torino/Data/ControlFPGA/rootToMif/exportIRC.mif" "" { Text "/home/na62torino/Data/ControlFPGA/rootToMif/exportIRC.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1556549427567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jpa " "Found entity 1: decode_jpa" {  } { { "db/decode_jpa.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/decode_jpa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549429473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549429473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|decode_jpa:decode2 " "Elaborating entity \"decode_jpa\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|decode_jpa:decode2\"" {  } { { "db/altsyncram_ba34.tdf" "decode2" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_ba34.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Found entity 1: mux_llb" {  } { { "db/mux_llb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/mux_llb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549429509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549429509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_llb ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|mux_llb:mux3 " "Elaborating entity \"mux_llb\" for hierarchy \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|mux_llb:mux3\"" {  } { { "db/altsyncram_ba34.tdf" "mux3" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_ba34.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramdataMUV ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV " "Elaborating entity \"ramdataMUV\" for hierarchy \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\"" {  } { { "ethlink.vhd" "dataRAMMUV" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altramdataMUV ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst " "Elaborating entity \"altramdataMUV\" for hierarchy \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\"" {  } { { "mac/ramdataMUV.vhd" "altramdataMUV_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altramdataMUV.vhd" "altsyncram_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MUVprimitives.mif " "Parameter \"init_file\" = \"MUVprimitives.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549429580 ""}  } { { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549429580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07a2 " "Found entity 1: altsyncram_07a2" {  } { { "db/altsyncram_07a2.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_07a2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549429670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549429670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_07a2 ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated " "Elaborating entity \"altsyncram_07a2\" for hierarchy \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549429670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_sgmii ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC " "Elaborating entity \"mac_sgmii\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\"" {  } { { "ethlink.vhd" "\\MAC:0:MAC" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549431695 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "allnets mac_sgmii.vhd(438) " "VHDL warning at mac_sgmii.vhd(438): sensitivity list already contains allnets" {  } { { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 438 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431701 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_gmii ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac " "Elaborating entity \"mac_gmii\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\"" {  } { { "mac/mac_sgmii.vhd" "mac" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549431726 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs mac_gmii.vhd(478) " "VHDL warning at mac_gmii.vhd(478): sensitivity list already contains inputs" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 478 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431776 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs mac_gmii.vhd(490) " "VHDL warning at mac_gmii.vhd(490): sensitivity list already contains inputs" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 490 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431777 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs mac_gmii.vhd(502) " "VHDL warning at mac_gmii.vhd(502): sensitivity list already contains inputs" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 502 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431777 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs mac_gmii.vhd(516) " "VHDL warning at mac_gmii.vhd(516): sensitivity list already contains inputs" {  } { { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 516 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431777 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txrxint ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx " "Elaborating entity \"txrxint\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\"" {  } { { "mac/mac_gmii.vhd" "txrx" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549431929 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs txrxint.vhd(495) " "VHDL warning at txrxint.vhd(495): sensitivity list already contains inputs" {  } { { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 495 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549431958 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txport1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport " "Elaborating entity \"txport1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\"" {  } { { "mac/txrxint.vhd" "txport" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432066 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs txport1.vhd(720) " "VHDL warning at txport1.vhd(720): sensitivity list already contains inputs" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 720 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432075 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs txport1.vhd(734) " "VHDL warning at txport1.vhd(734): sensitivity list already contains inputs" {  } { { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 734 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432077 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf " "Elaborating entity \"dpram1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\"" {  } { { "mac/txport1.vhd" "\\L1:1:txdatabuf" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram1_64_8 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst " "Elaborating entity \"altdpram1_64_8\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\"" {  } { { "mac/dpram1.vhd" "altdpram1_64_8_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram1.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altdpram1_64_8.vhd" "altsyncram_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432255 ""}  } { { "mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram1_64_8.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549432255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3r1 " "Found entity 1: altsyncram_d3r1" {  } { { "db/altsyncram_d3r1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_d3r1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3r1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component\|altsyncram_d3r1:auto_generated " "Elaborating entity \"altsyncram_d3r1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dpram1:\\L1:1:txdatabuf\|altdpram1_64_8:altdpram1_64_8_inst\|altsyncram:altsyncram_component\|altsyncram_d3r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo " "Elaborating entity \"dcfifo2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\"" {  } { { "mac/txport1.vhd" "\\L1:1:txparamfifo" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdcfifo2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst " "Elaborating entity \"altdcfifo2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\"" {  } { { "mac/dcfifo2.vhd" "altdcfifo2_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfifo2.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549432503 ""}  } { { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549432503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3gt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3gt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3gt1 " "Found entity 1: dcfifo_3gt1" {  } { { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3gt1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated " "Elaborating entity \"dcfifo_3gt1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ndb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ndb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ndb " "Found entity 1: a_gray2bin_ndb" {  } { { "db/a_gray2bin_ndb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_gray2bin_ndb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ndb ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_gray2bin_ndb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ndb\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_gray2bin_ndb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3gt1.tdf" "rdptr_g_gray2bin" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m27 " "Found entity 1: a_graycounter_m27" {  } { { "db/a_graycounter_m27.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_m27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m27 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_graycounter_m27:rdptr_g1p " "Elaborating entity \"a_graycounter_m27\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_graycounter_m27:rdptr_g1p\"" {  } { { "db/dcfifo_3gt1.tdf" "rdptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_igc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_igc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_igc " "Found entity 1: a_graycounter_igc" {  } { { "db/a_graycounter_igc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_igc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_igc ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_graycounter_igc:wrptr_g1p " "Elaborating entity \"a_graycounter_igc\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|a_graycounter_igc:wrptr_g1p\"" {  } { { "db/dcfifo_3gt1.tdf" "wrptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3b1 " "Found entity 1: altsyncram_a3b1" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3b1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram " "Elaborating entity \"altsyncram_a3b1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\"" {  } { { "db/dcfifo_3gt1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_3gt1.tdf" "rdfull_reg" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_cd9:rs_brp " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_cd9:rs_brp\"" {  } { { "db/dcfifo_3gt1.tdf" "rs_brp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_snl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\"" {  } { { "db/dcfifo_3gt1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_snl:rs_dgwp\|dffpipe_dd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe12" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_3dc:wraclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|dffpipe_3dc:wraclr\"" {  } { { "db/dcfifo_3gt1.tdf" "wraclr" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tnl " "Found entity 1: alt_synch_pipe_tnl" {  } { { "db/alt_synch_pipe_tnl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_tnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tnl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_tnl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\"" {  } { { "db/dcfifo_3gt1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe17 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|alt_synch_pipe_tnl:ws_dgrp\|dffpipe_ed9:dffpipe17\"" {  } { { "db/alt_synch_pipe_tnl.tdf" "dffpipe17" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_tnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_636.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_636 " "Found entity 1: cmpr_636" {  } { { "db/cmpr_636.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_636.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_636 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_636:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_636\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_636:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3gt1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_536.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_536:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_536\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_536:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3gt1.tdf" "rdempty_eq_comp1_msb" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_836.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_836.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_836 " "Found entity 1: cmpr_836" {  } { { "db/cmpr_836.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_836.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_836 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_836:rdfull_eq_comp " "Elaborating entity \"cmpr_836\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|cmpr_836:rdfull_eq_comp\"" {  } { { "db/dcfifo_3gt1.tdf" "rdfull_eq_comp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gv7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gv7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gv7 " "Found entity 1: mux_gv7" {  } { { "db/mux_gv7.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/mux_gv7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549432864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549432864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gv7 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|mux_gv7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_gv7\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|mux_gv7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3gt1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 118 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549432864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfiforeg1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|scfiforeg1:txfifo " "Elaborating entity \"scfiforeg1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|scfiforeg1:txfifo\"" {  } { { "mac/txport1.vhd" "txfifo" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433592 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs scfiforeg1.vhd(302) " "VHDL warning at scfiforeg1.vhd(302): sensitivity list already contains inputs" {  } { { "mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/scfiforeg1.vhd" 302 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549433593 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|scfiforeg1:txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxport1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport " "Elaborating entity \"rxport1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\"" {  } { { "mac/txrxint.vhd" "rxport" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433602 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs rxport1.vhd(620) " "VHDL warning at rxport1.vhd(620): sensitivity list already contains inputs" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 620 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549433608 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs rxport1.vhd(634) " "VHDL warning at rxport1.vhd(634): sensitivity list already contains inputs" {  } { { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 634 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549433610 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfiforx1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo " "Elaborating entity \"dcfiforx1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\"" {  } { { "mac/rxport1.vhd" "\\L1:1:rxfifo" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdcfiforx1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst " "Elaborating entity \"altdcfiforx1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\"" {  } { { "mac/dcfiforx1.vhd" "altdcfiforx1_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfiforx1.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549433958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549433958 ""}  } { { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549433958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_slt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_slt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_slt1 " "Found entity 1: dcfifo_slt1" {  } { { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_slt1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated " "Elaborating entity \"dcfifo_slt1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_5fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_5fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_5fb " "Found entity 1: a_gray2bin_5fb" {  } { { "db/a_gray2bin_5fb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_gray2bin_5fb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_5fb ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_gray2bin_5fb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_5fb\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_gray2bin_5fb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_slt1.tdf" "rdptr_g_gray2bin" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_447.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_447.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_447 " "Found entity 1: a_graycounter_447" {  } { { "db/a_graycounter_447.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_447.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_447 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_graycounter_447:rdptr_g1p " "Elaborating entity \"a_graycounter_447\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_graycounter_447:rdptr_g1p\"" {  } { { "db/dcfifo_slt1.tdf" "rdptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_0ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_0ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_0ic " "Found entity 1: a_graycounter_0ic" {  } { { "db/a_graycounter_0ic.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_0ic.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_0ic ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_graycounter_0ic:wrptr_g1p " "Elaborating entity \"a_graycounter_0ic\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|a_graycounter_0ic:wrptr_g1p\"" {  } { { "db/dcfifo_slt1.tdf" "wrptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\"" {  } { { "db/dcfifo_slt1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_slt1.tdf" "rs_brp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_slt1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_te9:dffpipe13 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_te9:dffpipe13\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe13" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_slt1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ue9:dffpipe16 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ue9:dffpipe16\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe16" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_936.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_936.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_936 " "Found entity 1: cmpr_936" {  } { { "db/cmpr_936.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_936.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_936 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|cmpr_936:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_936\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|cmpr_936:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_slt1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_m46.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_m46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_m46 " "Found entity 1: cmpr_m46" {  } { { "db/cmpr_m46.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_m46.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_m46 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|cmpr_m46:rdfull_eq_comp " "Elaborating entity \"cmpr_m46\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|cmpr_m46:rdfull_eq_comp\"" {  } { { "db/dcfifo_slt1.tdf" "rdfull_eq_comp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 110 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfiforx2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo " "Elaborating entity \"dcfiforx2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\"" {  } { { "mac/rxport1.vhd" "\\L1:1:rxparamfifo" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdcfiforx2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst " "Elaborating entity \"altdcfiforx2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\"" {  } { { "mac/dcfiforx2.vhd" "altdcfiforx2_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfiforx2.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549434465 ""}  } { { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549434465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_vit1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_vit1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_vit1 " "Found entity 1: dcfifo_vit1" {  } { { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_vit1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated " "Elaborating entity \"dcfifo_vit1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fad1 " "Found entity 1: altsyncram_fad1" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fad1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram " "Elaborating entity \"altsyncram_fad1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\"" {  } { { "db/dcfifo_vit1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_vit1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe6 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe6" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_vit1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549434622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549434622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe10 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe10" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549434622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txframe1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe " "Elaborating entity \"txframe1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\"" {  } { { "mac/txrxint.vhd" "txframe" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435105 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs txframe1.vhd(642) " "VHDL warning at txframe1.vhd(642): sensitivity list already contains inputs" {  } { { "mac/txframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 642 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435110 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|crc32:txcrc " "Elaborating entity \"crc32\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|crc32:txcrc\"" {  } { { "mac/txframe1.vhd" "txcrc" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435561 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs crc32.vhd(284) " "VHDL warning at crc32.vhd(284): sensitivity list already contains inputs" {  } { { "mac/crc32.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/crc32.vhd" 284 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435562 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|crc32:txcrc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maclut ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut " "Elaborating entity \"maclut\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\"" {  } { { "mac/txframe1.vhd" "mlut" { Text "/home/na62torino/Data/ControlFPGA/mac/txframe1.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435570 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs maclut.vhd(359) " "VHDL warning at maclut.vhd(359): sensitivity list already contains inputs" {  } { { "mac/maclut.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 359 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435572 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txframe1:txframe|maclut:mlut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram " "Elaborating entity \"dpram2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\"" {  } { { "mac/maclut.vhd" "dpram" { Text "/home/na62torino/Data/ControlFPGA/mac/maclut.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram2 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst " "Elaborating entity \"altdpram2\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\"" {  } { { "mac/dpram2.vhd" "altdpram2_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/dpram2.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altdpram2.vhd" "altsyncram_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component\"" {  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549435597 ""}  } { { "mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdpram2.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549435597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gf12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gf12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gf12 " "Found entity 1: altsyncram_gf12" {  } { { "db/altsyncram_gf12.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_gf12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549435628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gf12 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component\|altsyncram_gf12:auto_generated " "Elaborating entity \"altsyncram_gf12\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txframe1:txframe\|maclut:mlut\|dpram2:dpram\|altdpram2:altdpram2_inst\|altsyncram:altsyncram_component\|altsyncram_gf12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxframe1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe " "Elaborating entity \"rxframe1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\"" {  } { { "mac/txrxint.vhd" "rxframe" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435637 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs rxframe1.vhd(757) " "VHDL warning at rxframe1.vhd(757): sensitivity list already contains inputs" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 757 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435642 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs rxframe1.vhd(769) " "VHDL warning at rxframe1.vhd(769): sensitivity list already contains inputs" {  } { { "mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 769 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549435646 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxframe1:rxframe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxdatabuf1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf " "Elaborating entity \"rxdatabuf1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\"" {  } { { "mac/rxframe1.vhd" "rxdatabuf" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrxdatabuf1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst " "Elaborating entity \"altrxdatabuf1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\"" {  } { { "mac/rxdatabuf1.vhd" "altrxdatabuf1_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/rxdatabuf1.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549435946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altrxdatabuf1.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436138 ""}  } { { "mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxdatabuf1.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549436138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lot1 " "Found entity 1: dcfifo_lot1" {  } { { "db/dcfifo_lot1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lot1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated " "Elaborating entity \"dcfifo_lot1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6fb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6fb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6fb " "Found entity 1: a_gray2bin_6fb" {  } { { "db/a_gray2bin_6fb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_gray2bin_6fb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6fb ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_gray2bin_6fb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6fb\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_gray2bin_6fb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lot1.tdf" "rdptr_g_gray2bin" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_547.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_547.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_547 " "Found entity 1: a_graycounter_547" {  } { { "db/a_graycounter_547.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_547.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_547 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_graycounter_547:rdptr_g1p " "Elaborating entity \"a_graycounter_547\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_graycounter_547:rdptr_g1p\"" {  } { { "db/dcfifo_lot1.tdf" "rdptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1ic " "Found entity 1: a_graycounter_1ic" {  } { { "db/a_graycounter_1ic.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_1ic.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1ic ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_graycounter_1ic:wrptr_g1p " "Elaborating entity \"a_graycounter_1ic\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|a_graycounter_1ic:wrptr_g1p\"" {  } { { "db/dcfifo_lot1.tdf" "wrptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcd1 " "Found entity 1: altsyncram_rcd1" {  } { { "db/altsyncram_rcd1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_rcd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rcd1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|altsyncram_rcd1:fifo_ram " "Elaborating entity \"altsyncram_rcd1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|altsyncram_rcd1:fifo_ram\"" {  } { { "db/dcfifo_lot1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|dffpipe_ve9:rs_brp " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|dffpipe_ve9:rs_brp\"" {  } { { "db/dcfifo_lot1.tdf" "rs_brp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_lot1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe13" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_epl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_lot1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_1f9:dffpipe16 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_1f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe16" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_epl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a36.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a36.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a36 " "Found entity 1: cmpr_a36" {  } { { "db/cmpr_a36.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_a36.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a36 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|cmpr_a36:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a36\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|cmpr_a36:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_lot1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n46.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n46.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n46 " "Found entity 1: cmpr_n46" {  } { { "db/cmpr_n46.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_n46.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n46 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|cmpr_n46:rdfull_eq_comp " "Elaborating entity \"cmpr_n46\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxdatabuf1:rxdatabuf\|altrxdatabuf1:altrxdatabuf1_inst\|dcfifo:dcfifo_component\|dcfifo_lot1:auto_generated\|cmpr_n46:rdfull_eq_comp\"" {  } { { "db/dcfifo_lot1.tdf" "rdfull_eq_comp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_lot1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxtagbuf1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf " "Elaborating entity \"rxtagbuf1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\"" {  } { { "mac/rxframe1.vhd" "rxtagbuf" { Text "/home/na62torino/Data/ControlFPGA/mac/rxframe1.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrxtagbuf1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst " "Elaborating entity \"altrxtagbuf1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\"" {  } { { "mac/rxtagbuf1.vhd" "altrxtagbuf1_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/rxtagbuf1.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altrxtagbuf1.vhd" "dcfifo_component" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\"" {  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549436631 ""}  } { { "mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altrxtagbuf1.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549436631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nkt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nkt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nkt1 " "Found entity 1: dcfifo_nkt1" {  } { { "db/dcfifo_nkt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nkt1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated " "Elaborating entity \"dcfifo_nkt1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rdb " "Found entity 1: a_gray2bin_rdb" {  } { { "db/a_gray2bin_rdb.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_gray2bin_rdb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rdb ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_gray2bin_rdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rdb\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_gray2bin_rdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nkt1.tdf" "rdptr_g_gray2bin" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q27 " "Found entity 1: a_graycounter_q27" {  } { { "db/a_graycounter_q27.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_q27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q27 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_graycounter_q27:rdptr_g1p " "Elaborating entity \"a_graycounter_q27\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_graycounter_q27:rdptr_g1p\"" {  } { { "db/dcfifo_nkt1.tdf" "rdptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mgc " "Found entity 1: a_graycounter_mgc" {  } { { "db/a_graycounter_mgc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/a_graycounter_mgc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mgc ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_graycounter_mgc:wrptr_g1p " "Elaborating entity \"a_graycounter_mgc\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|a_graycounter_mgc:wrptr_g1p\"" {  } { { "db/dcfifo_nkt1.tdf" "wrptr_g1p" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_had1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_had1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|altsyncram_had1:fifo_ram " "Elaborating entity \"altsyncram_had1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|altsyncram_had1:fifo_ram\"" {  } { { "db/dcfifo_nkt1.tdf" "fifo_ram" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|dffpipe_hd9:rs_brp " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|dffpipe_hd9:rs_brp\"" {  } { { "db/dcfifo_nkt1.tdf" "rs_brp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\"" {  } { { "db/dcfifo_nkt1.tdf" "rs_dgwp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_id9:dffpipe13 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_1ol:rs_dgwp\|dffpipe_id9:dffpipe13\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe13" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_2ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\"" {  } { { "db/dcfifo_nkt1.tdf" "ws_dgrp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dffpipe_jd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_jd9:dffpipe17 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|alt_synch_pipe_2ol:ws_dgrp\|dffpipe_jd9:dffpipe17\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe17" { Text "/home/na62torino/Data/ControlFPGA/db/alt_synch_pipe_2ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_736.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|cmpr_736:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_736\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|cmpr_736:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_nkt1.tdf" "rdempty_eq_comp1_msb" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 109 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c36.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c36.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c36 " "Found entity 1: cmpr_c36" {  } { { "db/cmpr_c36.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_c36.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549436904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c36 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|cmpr_c36:rdfull_eq_comp " "Elaborating entity \"cmpr_c36\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxframe1:rxframe\|rxtagbuf1:rxtagbuf\|altrxtagbuf1:altrxtagbuf1_inst\|dcfifo:dcfifo_component\|dcfifo_nkt1:auto_generated\|cmpr_c36:rdfull_eq_comp\"" {  } { { "db/dcfifo_nkt1.tdf" "rdfull_eq_comp" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_nkt1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmdctrl ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|cmdctrl:ctrl " "Elaborating entity \"cmdctrl\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|cmdctrl:ctrl\"" {  } { { "mac/txrxint.vhd" "ctrl" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549436923 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs cmdctrl.vhd(684) " "VHDL warning at cmdctrl.vhd(684): sensitivity list already contains inputs" {  } { { "mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/cmdctrl.vhd" 684 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549436928 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|cmdctrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framegen ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|framegen:fgen " "Elaborating entity \"framegen\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|framegen:fgen\"" {  } { { "mac/txrxint.vhd" "fgen" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437114 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs framegen.vhd(418) " "VHDL warning at framegen.vhd(418): sensitivity list already contains inputs" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 418 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437117 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs framegen.vhd(432) " "VHDL warning at framegen.vhd(432): sensitivity list already contains inputs" {  } { { "mac/framegen.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 432 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437118 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regsync1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|framegen:fgen\|regsync1:\\wframegensync:1:wframegensync " "Elaborating entity \"regsync1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|framegen:fgen\|regsync1:\\wframegensync:1:wframegensync\"" {  } { { "mac/framegen.vhd" "\\wframegensync:1:wframegensync" { Text "/home/na62torino/Data/ControlFPGA/mac/framegen.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437192 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs regsync1.vhd(352) " "VHDL warning at regsync1.vhd(352): sensitivity list already contains inputs" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 352 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437193 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|regsync1:wframegensync:1:wframegensync"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs regsync1.vhd(364) " "VHDL warning at regsync1.vhd(364): sensitivity list already contains inputs" {  } { { "mac/regsync1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regsync1.vhd" 364 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437194 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|framegen:fgen|regsync1:wframegensync:1:wframegensync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|regfile1:rfile " "Elaborating entity \"regfile1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|regfile1:rfile\"" {  } { { "mac/mac_gmii.vhd" "rfile" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437210 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "inputs regfile1.vhd(320) " "VHDL warning at regfile1.vhd(320): sensitivity list already contains inputs" {  } { { "mac/regfile1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/regfile1.vhd" 320 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437213 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|regfile1:rfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sgmii1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii " "Elaborating entity \"sgmii1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\"" {  } { { "mac/mac_sgmii.vhd" "sgmii" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alttse1 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst " "Elaborating entity \"alttse1\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\"" {  } { { "mac/sgmii/sgmii1.vhd" "alttse1_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437323 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v 1 1 " "Using design file mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_pma " "Found entity 1: altera_tse_pcs_pma" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549437331 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556549437331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tbi_tx_clk altera_tse_pcs_pma.v(269) " "Verilog HDL Implicit Net warning at altera_tse_pcs_pma.v(269): created implicit net for \"tbi_tx_clk\"" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 269 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_pma ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst " "Elaborating entity \"altera_tse_pcs_pma\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\"" {  } { { "mac/sgmii/alttse1.vhd" "altera_tse_pcs_pma_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gxb_pwrdn_in_sig altera_tse_pcs_pma.v(185) " "Verilog HDL or VHDL warning at altera_tse_pcs_pma.v(185): object \"gxb_pwrdn_in_sig\" assigned a value but never read" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556549437334 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|sgmii1:sgmii|alttse1:alttse1_inst|altera_tse_pcs_pma:altera_tse_pcs_pma_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x " "Found entity 1: altera_tse_top_1000_base_x" {  } { { "altera_tse_top_1000_base_x.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549437464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1000_base_x ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst " "Elaborating entity \"altera_tse_top_1000_base_x\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\"" {  } { { "altera_tse_pcs_pma.v" "altera_tse_top_1000_base_x_inst" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs " "Found entity 1: altera_tse_top_pcs" {  } { { "altera_tse_top_pcs.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549437666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_pcs ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS " "Elaborating entity \"altera_tse_top_pcs\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\"" {  } { { "altera_tse_top_1000_base_x.v" "U_PCS" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_autoneg " "Found entity 1: altera_tse_top_autoneg" {  } { { "altera_tse_top_autoneg.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549437877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549437877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_autoneg ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG " "Elaborating entity \"altera_tse_top_autoneg\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\"" {  } { { "altera_tse_top_pcs.v" "U_AUTONEG" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_top_autoneg.v" "U_SYNC_1" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\"" {  } { { "altera_tse_top_autoneg.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549437996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1 " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_autoneg:U_AUTONEG\|altera_std_synchronizer:U_SYNC_1\" with the following parameter:" {  } { { "altera_tse_top_autoneg.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_autoneg.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549437996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx " "Found entity 1: altera_tse_top_rx" {  } { { "altera_tse_top_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549438102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549438102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_rx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX " "Elaborating entity \"altera_tse_top_rx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\"" {  } { { "altera_tse_top_pcs.v" "U_RX" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549438150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_dec10b8b.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_dec10b8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec10b8b " "Found entity 1: altera_tse_dec10b8b" {  } { { "altera_tse_dec10b8b.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec10b8b.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549438297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549438297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dec10b8b ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD " "Elaborating entity \"altera_tse_dec10b8b\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\"" {  } { { "altera_tse_top_rx.v" "U_DECOD" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549438341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_align_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_align_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_align_sync " "Found entity 1: altera_tse_align_sync" {  } { { "altera_tse_align_sync.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_align_sync.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549438495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549438495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_align_sync ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_align_sync:U_ALIGN " "Elaborating entity \"altera_tse_align_sync\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_align_sync:U_ALIGN\"" {  } { { "altera_tse_dec10b8b.v" "U_ALIGN" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec10b8b.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549438540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec_func " "Found entity 1: altera_tse_dec_func" {  } { { "altera_tse_dec_func.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549438741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549438741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dec_func ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC " "Elaborating entity \"altera_tse_dec_func\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\"" {  } { { "altera_tse_dec10b8b.v" "U_DEC" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec10b8b.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549438789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation " "Found entity 1: altera_tse_rx_encapsulation" {  } { { "altera_tse_rx_encapsulation.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_encapsulation.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549438975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549438975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_encapsulation ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM " "Elaborating entity \"altera_tse_rx_encapsulation\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\"" {  } { { "altera_tse_top_rx.v" "U_FRM" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_sync " "Found entity 1: altera_tse_rx_sync" {  } { { "altera_tse_rx_sync.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_rx_sync.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549439188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549439188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_sync ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_sync:U_SYNC " "Elaborating entity \"altera_tse_rx_sync\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_sync:U_SYNC\"" {  } { { "altera_tse_top_rx.v" "U_SYNC" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_rx.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_top_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_top_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx " "Found entity 1: altera_tse_top_tx" {  } { { "altera_tse_top_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_tx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549439383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549439383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_tx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX " "Elaborating entity \"altera_tse_top_tx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\"" {  } { { "altera_tse_top_pcs.v" "U_TX" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_encapsulation " "Found entity 1: altera_tse_tx_encapsulation" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549439587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549439587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_encapsulation ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM " "Elaborating entity \"altera_tse_tx_encapsulation\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\"" {  } { { "altera_tse_top_tx.v" "U_FRM" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_tx.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_tx_encapsulation.v" "U_SYNC_3" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3 " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3 " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_tx_encapsulation:U_FRM\|altera_std_synchronizer_bundle:U_SYNC_3\" with the following parameter:" {  } { { "altera_tse_tx_encapsulation.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_tx_encapsulation.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549439697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_enc8b10b " "Found entity 1: altera_tse_enc8b10b" {  } { { "altera_tse_enc8b10b.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549439839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549439839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_enc8b10b ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD " "Elaborating entity \"altera_tse_enc8b10b\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\"" {  } { { "altera_tse_top_tx.v" "U_ENCOD" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_tx.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549439885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_carrier_sense.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_carrier_sense.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_carrier_sense " "Found entity 1: altera_tse_carrier_sense" {  } { { "altera_tse_carrier_sense.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_carrier_sense.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_carrier_sense ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_carrier_sense:U_SENSE " "Elaborating entity \"altera_tse_carrier_sense\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_carrier_sense:U_SENSE\"" {  } { { "altera_tse_top_pcs.v" "U_SENSE" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_pcs.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_control " "Found entity 1: altera_tse_pcs_control" {  } { { "altera_tse_pcs_control.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_control ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG " "Elaborating entity \"altera_tse_pcs_control\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG\"" {  } { { "altera_tse_top_1000_base_x.v" "U_REG" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_top_1000_base_x.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_mdio_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_mdio_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_reg " "Found entity 1: altera_tse_mdio_reg" {  } { { "altera_tse_mdio_reg.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_mdio_reg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_reg ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG " "Elaborating entity \"altera_tse_mdio_reg\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG\|altera_tse_mdio_reg:U_REG\"" {  } { { "altera_tse_pcs_control.v" "U_REG" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_host_control " "Found entity 1: altera_tse_pcs_host_control" {  } { { "altera_tse_pcs_host_control.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_host_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pcs_host_control ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL " "Elaborating entity \"altera_tse_pcs_host_control\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_pcs_control:U_REG\|altera_tse_pcs_host_control:U_CTRL\"" {  } { { "altera_tse_pcs_control.v" "U_CTRL" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_control.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440715 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v 1 1 " "Using design file mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pma_lvds_rx " "Found entity 1: altera_tse_pma_lvds_rx" {  } { { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556549440770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pma_lvds_rx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx " "Elaborating entity \"altera_tse_pma_lvds_rx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\"" {  } { { "altera_tse_pcs_pma.v" "the_altera_tse_pma_lvds_rx" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\"" {  } { { "altera_tse_pma_lvds_rx.v" "altlvds_rx_component" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\"" {  } { { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode ON " "Parameter \"enable_dpa_mode\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode ON " "Parameter \"enable_soft_cdr_mode\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 8000 " "Parameter \"inclock_period\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 1250 " "Parameter \"input_data_rate\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440821 ""}  } { { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549440821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_rx_b352.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lvds_rx_b352.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx_b352 " "Found entity 1: lvds_rx_b352" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_rx_b352 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated " "Elaborating entity \"lvds_rx_b352\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_0tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_0tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_0tf " "Found entity 1: accum_0tf" {  } { { "db/accum_0tf.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/accum_0tf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_0tf ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|accum_0tf:lock_cnt_accum53a " "Elaborating entity \"accum_0tf\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|accum_0tf:lock_cnt_accum53a\"" {  } { { "db/lvds_rx_b352.tdf" "lock_cnt_accum53a" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altclkctrl_30a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altclkctrl_30a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_30a " "Found entity 1: altclkctrl_30a" {  } { { "db/altclkctrl_30a.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altclkctrl_30a.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549440958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_30a ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|altclkctrl_30a:rx_outclock_buf " "Elaborating entity \"altclkctrl_30a\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|altclkctrl_30a:rx_outclock_buf\"" {  } { { "db/lvds_rx_b352.tdf" "rx_outclock_buf" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440960 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v 1 1 " "Using design file mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pma_lvds_tx " "Found entity 1: altera_tse_pma_lvds_tx" {  } { { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549440968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556549440968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_pma_lvds_tx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx " "Elaborating entity \"altera_tse_pma_lvds_tx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\"" {  } { { "altera_tse_pcs_pma.v" "the_altera_tse_pma_lvds_tx" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\"" {  } { { "altera_tse_pma_lvds_tx.v" "altlvds_tx_component" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\"" {  } { { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549440999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll ON " "Parameter \"common_rx_tx_pll\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment UNUSED " "Parameter \"inclock_data_alignment\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 8000 " "Parameter \"inclock_period\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 1 " "Parameter \"number_of_channels\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 1250 " "Parameter \"output_data_rate\" = \"1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CLKIN " "Parameter \"registered_input\" = \"TX_CLKIN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549440999 ""}  } { { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549440999 ""}
{ "Info" "ITDFX_ASSERTION" "Inputs to the transmitter are registered using tx_inclock port and with 'Enable clock latency' option turned off. You must specify a multicycle assignment with a value of 9 from the input registers to the transmitter atom(s) and a multicycle-hold assignment with a value of 10 from the input registers to the transmitter atom(s). " "Assertion information: Inputs to the transmitter are registered using tx_inclock port and with 'Enable clock latency' option turned off. You must specify a multicycle assignment with a value of 9 from the input registers to the transmitter atom(s) and a multicycle-hold assignment with a value of 10 from the input registers to the transmitter atom(s)." {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 73 2 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549441036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvds_tx_8c51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lvds_tx_8c51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_8c51 " "Found entity 1: lvds_tx_8c51" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549441036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549441036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_tx_8c51 ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated " "Elaborating entity \"lvds_tx_8c51\" for hierarchy \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549441037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf1 altiobuf1:\\IOBUF:0:IOBUF " "Elaborating entity \"altiobuf1\" for hierarchy \"altiobuf1:\\IOBUF:0:IOBUF\"" {  } { { "Controller.vhd" "\\IOBUF:0:IOBUF" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549450451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altiobuf1_iobuf_bidir_hto altiobuf1:\\IOBUF:0:IOBUF\|altiobuf1_iobuf_bidir_hto:altiobuf1_iobuf_bidir_hto_component " "Elaborating entity \"altiobuf1_iobuf_bidir_hto\" for hierarchy \"altiobuf1:\\IOBUF:0:IOBUF\|altiobuf1_iobuf_bidir_hto:altiobuf1_iobuf_bidir_hto_component\"" {  } { { "altiobuf1.vhd" "altiobuf1_iobuf_bidir_hto_component" { Text "/home/na62torino/Data/ControlFPGA/altiobuf1.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549450454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7p84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7p84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7p84 " "Found entity 1: altsyncram_7p84" {  } { { "db/altsyncram_7p84.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7p84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549457459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549457459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_opc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_opc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_opc " "Found entity 1: mux_opc" {  } { { "db/mux_opc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/mux_opc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549457937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549457937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_asf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_asf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_asf " "Found entity 1: decode_asf" {  } { { "db/decode_asf.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/decode_asf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549457984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549457984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_fgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4fc " "Found entity 1: cmpr_4fc" {  } { { "db/cmpr_4fc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_4fc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d6j " "Found entity 1: cntr_d6j" {  } { { "db/cntr_d6j.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_d6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bdi " "Found entity 1: cntr_bdi" {  } { { "db/cntr_bdi.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_bdi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_odc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_odc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_odc " "Found entity 1: cmpr_odc" {  } { { "db/cmpr_odc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_odc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vvi " "Found entity 1: cntr_vvi" {  } { { "db/cntr_vvi.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_vvi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kdc " "Found entity 1: cmpr_kdc" {  } { { "db/cmpr_kdc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_kdc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549458384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549458384 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549459590 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556549459867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.29.16:51:03 Progress: Loading sld2c3c68e3/alt_sld_fab_wrapper_hw.tcl " "2019.04.29.16:51:03 Progress: Loading sld2c3c68e3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549463606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549465637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549465784 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549466655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549466802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549466953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549467130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549467134 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549467134 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556549467851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2c3c68e3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2c3c68e3/alt_sld_fab.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/na62torino/Data/ControlFPGA/db/ip/sld2c3c68e3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549468543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549468543 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:3:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:2:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:2:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:2:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 490 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 522 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 554 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 586 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 618 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 650 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 682 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 714 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 746 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 778 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 810 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 842 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 874 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 906 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 938 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 970 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1002 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1034 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1066 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1098 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1130 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1162 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1194 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1226 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1258 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1290 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1322 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1354 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1386 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1418 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1450 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1482 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1514 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1546 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[48\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1578 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[49\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1610 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[50\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1642 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[51\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1674 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[52\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1706 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[53\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1738 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[54\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1770 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[55\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1802 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[56\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1834 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[57\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1866 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[58\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1898 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[59\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1930 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[60\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1962 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[61\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 1994 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[62\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2026 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:1:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[63\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 2058 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:1:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 42 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 74 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 106 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 138 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 170 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 202 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 234 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx1:\\L1:1:rxfifo\|altdcfiforx1:altdcfiforx1_inst\|dcfifo:dcfifo_component\|dcfifo_slt1:auto_generated\|altsyncram_7ad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_7ad1.tdf" 266 2 0 } } { "db/dcfifo_slt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_slt1.tdf" 72 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx1.vhd" 116 0 0 } } { "mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx1.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 592 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx1:L1:1:rxfifo|altdcfiforx1:altdcfiforx1_inst|dcfifo:dcfifo_component|dcfifo_slt1:auto_generated|altsyncram_7ad1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:2:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:2:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 371 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 401 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 431 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 461 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 491 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 521 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 551 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 581 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 611 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 641 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 671 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 701 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 731 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 761 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 791 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 821 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 851 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 881 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 911 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 941 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 971 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1001 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1031 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1061 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[35\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1091 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[36\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1121 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[37\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1151 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[38\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1181 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[39\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1211 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[40\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1241 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[41\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1271 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[42\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1301 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[43\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1331 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[44\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1361 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[45\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1391 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[46\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1421 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txbackfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 692 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txbackfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|dcfifo2:\\L1:1:txparamfifo\|altdcfifo2:altdcfifo2_inst\|dcfifo:dcfifo_component\|dcfifo_3gt1:auto_generated\|altsyncram_a3b1:fifo_ram\|q_b\[47\]\"" {  } { { "db/altsyncram_a3b1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_a3b1.tdf" 1451 2 0 } } { "db/dcfifo_3gt1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_3gt1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfifo2.vhd" 116 0 0 } } { "mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfifo2.vhd" 172 0 0 } } { "mac/txport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txport1.vhd" 686 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 447 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|txport1:txport|dcfifo2:L1:1:txparamfifo|altdcfifo2:altdcfifo2_inst|dcfifo:dcfifo_component|dcfifo_3gt1:auto_generated|altsyncram_a3b1:fifo_ram|ram_block9a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a31 " "Synthesized away node \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_07a2.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_07a2.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } } { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 140 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 293 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|ramdataMUV:dataRAMMUV|altramdataMUV:altramdataMUV_inst|altsyncram:altsyncram_component|altsyncram_07a2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a95 " "Synthesized away node \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_07a2.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_07a2.tdf" 3183 2 0 } } { "altsyncram.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } } { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 140 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 293 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|ramdataMUV:dataRAMMUV|altramdataMUV:altramdataMUV_inst|altsyncram:altsyncram_component|altsyncram_07a2:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a159 " "Synthesized away node \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_07a2.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_07a2.tdf" 5295 2 0 } } { "altsyncram.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } } { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 140 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 293 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|ramdataMUV:dataRAMMUV|altramdataMUV:altramdataMUV_inst|altsyncram:altsyncram_component|altsyncram_07a2:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a223 " "Synthesized away node \"ethlink:ethlink_inst\|ramdataMUV:dataRAMMUV\|altramdataMUV:altramdataMUV_inst\|altsyncram:altsyncram_component\|altsyncram_07a2:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_07a2.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_07a2.tdf" 7407 2 0 } } { "altsyncram.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mac/altramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altramdataMUV.vhd" 101 0 0 } } { "mac/ramdataMUV.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/ramdataMUV.vhd" 140 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 293 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549471852 "|Controller|ethlink:ethlink_inst|ramdataMUV:dataRAMMUV|altramdataMUV:altramdataMUV_inst|altsyncram:altsyncram_component|altsyncram_07a2:auto_generated|ram_block1a223"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556549471852 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556549471852 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556549474483 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556549474483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549481081 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "8 " "Found 8 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_dec_func.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" 194 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_dec_func.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" 194 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_dec_func.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" 194 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_dec10b8b:U_DECOD\|altera_tse_dec_func:U_DEC\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_dec_func.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_dec_func.v" 194 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_enc8b10b.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" 113 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_enc8b10b.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" 113 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_enc8b10b.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" 113 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0 " "RAM logic \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_tx:U_TX\|altera_tse_enc8b10b:U_ENCOD\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "altera_tse_enc8b10b.v" "Ram0" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_enc8b10b.v" 113 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556549481128 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556549481128 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:1:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 42 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 74 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 106 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 138 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 170 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 202 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 234 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 266 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 298 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 330 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 362 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 394 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 426 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\] " "Synthesized away node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|mac_gmii:mac\|txrxint:txrx\|rxport1:rxport\|dcfiforx2:\\L1:2:rxparamfifo\|altdcfiforx2:altdcfiforx2_inst\|dcfifo:dcfifo_component\|dcfifo_vit1:auto_generated\|altsyncram_fad1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_fad1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_fad1.tdf" 458 2 0 } } { "db/dcfifo_vit1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/dcfifo_vit1.tdf" 74 2 0 } } { "dcfifo.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/altdcfiforx2.vhd" 116 0 0 } } { "mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/dcfiforx2.vhd" 172 0 0 } } { "mac/rxport1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/rxport1.vhd" 598 0 0 } } { "mac/txrxint.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/txrxint.vhd" 453 0 0 } } { "mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_gmii.vhd" 438 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 402 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549501492 "|Controller|ethlink:ethlink_inst|mac_sgmii:MAC:0:MAC|mac_gmii:mac|txrxint:txrx|rxport1:rxport|dcfiforx2:L1:2:rxparamfifo|altdcfiforx2:altdcfiforx2_inst|dcfifo:dcfifo_component|dcfifo_vit1:auto_generated|altsyncram_fad1:fifo_ram|ram_block5a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556549501492 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556549501492 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|gmii_data_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|allregs.dout.wclk\[2\].txportrdenaI_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|allregs.dout.wclk\[2\].txportrdenaI_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549503581 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556549503581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|altshift_taps:gmii_data_reg1_rtl_0 " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|altshift_taps:gmii_data_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549503677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|altshift_taps:gmii_data_reg1_rtl_0 " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_top_1000_base_x:altera_tse_top_1000_base_x_inst\|altera_tse_top_pcs:U_PCS\|altera_tse_top_rx:U_RX\|altera_tse_rx_encapsulation:U_FRM\|altshift_taps:gmii_data_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549503677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549503677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549503677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549503677 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549503677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sev.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sev.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sev " "Found entity 1: shift_taps_sev" {  } { { "db/shift_taps_sev.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/shift_taps_sev.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549503710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549503710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0gc1 " "Found entity 1: altsyncram_0gc1" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_0gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549503749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549503749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4lf " "Found entity 1: cntr_4lf" {  } { { "db/cntr_4lf.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_4lf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549503786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549503786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o4h " "Found entity 1: cntr_o4h" {  } { { "db/cntr_o4h.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_o4h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549503822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549503822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|altshift_taps:allregs.dout.wclk\[2\].txportrdenaI_rtl_0 " "Elaborated megafunction instantiation \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|altshift_taps:allregs.dout.wclk\[2\].txportrdenaI_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549504080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|altshift_taps:allregs.dout.wclk\[2\].txportrdenaI_rtl_0 " "Instantiated megafunction \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|mac_gmii:mac\|txrxint:txrx\|txport1:txport\|altshift_taps:allregs.dout.wclk\[2\].txportrdenaI_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549504080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549504080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549504080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549504080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556549504080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bhv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bhv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bhv " "Found entity 1: shift_taps_bhv" {  } { { "db/shift_taps_bhv.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/shift_taps_bhv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549504111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549504111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujc1 " "Found entity 1: altsyncram_ujc1" {  } { { "db/altsyncram_ujc1.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/altsyncram_ujc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549504152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549504152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3mf " "Found entity 1: cntr_3mf" {  } { { "db/cntr_3mf.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_3mf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549504201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549504201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cmpr_ldc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549504235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549504235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m5h " "Found entity 1: cntr_m5h" {  } { { "db/cntr_m5h.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/cntr_m5h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556549504274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549504274 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 190 -1 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 189 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556549507012 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556549507012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[1\] GND " "Pin \"CHOKE\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[2\] GND " "Pin \"CHOKE\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[3\] GND " "Pin \"CHOKE\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[4\] GND " "Pin \"CHOKE\[4\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[5\] GND " "Pin \"CHOKE\[5\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[6\] GND " "Pin \"CHOKE\[6\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[7\] GND " "Pin \"CHOKE\[7\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[8\] GND " "Pin \"CHOKE\[8\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[9\] GND " "Pin \"CHOKE\[9\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[10\] GND " "Pin \"CHOKE\[10\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[11\] GND " "Pin \"CHOKE\[11\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[12\] GND " "Pin \"CHOKE\[12\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CHOKE\[13\] GND " "Pin \"CHOKE\[13\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|CHOKE[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[0\] GND " "Pin \"error\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[1\] GND " "Pin \"error\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[2\] GND " "Pin \"error\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[3\] GND " "Pin \"error\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[4\] GND " "Pin \"error\[4\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[5\] GND " "Pin \"error\[5\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[6\] GND " "Pin \"error\[6\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[7\] GND " "Pin \"error\[7\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[8\] GND " "Pin \"error\[8\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[9\] GND " "Pin \"error\[9\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[10\] GND " "Pin \"error\[10\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[11\] GND " "Pin \"error\[11\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[12\] GND " "Pin \"error\[12\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[13\] GND " "Pin \"error\[13\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|error[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH_MDC\[3\] GND " "Pin \"ETH_MDC\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|ETH_MDC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH_MDC\[2\] GND " "Pin \"ETH_MDC\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|ETH_MDC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH_MDC\[1\] GND " "Pin \"ETH_MDC\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|ETH_MDC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH_MDC\[0\] GND " "Pin \"ETH_MDC\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556549539571 "|Controller|ETH_MDC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556549539571 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1872 " "1872 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556549552825 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1487 1517 0 0 30 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1487 of its 1517 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 30 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1556549559441 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 10 0 0 " "Adding 18 node(s), including 0 DDIO, 10 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556549560495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556549560495 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "altlvds_tx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 428 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "altlvds_tx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 428 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "altlvds_tx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 428 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562054 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "altlvds_tx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 0 0 } } { "altera_tse_pma_lvds_tx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_tx.v" 62 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 428 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562054 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Analysis & Synthesis" 0 -1 1556549562069 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Analysis & Synthesis" 0 -1 1556549562073 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562082 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562083 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Analysis & Synthesis" 0 -1 1556549562104 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Analysis & Synthesis" 0 -1 1556549562106 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562116 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1556549562121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw2 " "No output dependent on input pin \"sw2\"" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549563762 "|Controller|sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw3 " "No output dependent on input pin \"sw3\"" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549563762 "|Controller|sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON0 " "No output dependent on input pin \"BUTTON0\"" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549563762 "|Controller|BUTTON0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549563762 "|Controller|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556549563762 "|Controller|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556549563762 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33070 " "Implemented 33070 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556549563853 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556549563853 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556549563853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30736 " "Implemented 30736 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556549563853 ""} { "Info" "ICUT_CUT_TM_RAMS" "2239 " "Implemented 2239 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556549563853 ""} { "Info" "ICUT_CUT_TM_PLLS" "10 " "Implemented 10 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556549563853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556549563853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 980 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 980 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1801 " "Peak virtual memory: 1801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556549564172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:52:44 2019 " "Processing ended: Mon Apr 29 16:52:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556549564172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:30 " "Elapsed time: 00:02:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556549564172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:59 " "Total CPU time (on all processors): 00:02:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556549564172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556549564172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556549565377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556549565378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:52:45 2019 " "Processing started: Mon Apr 29 16:52:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556549565378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556549565378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556549565378 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556549565422 ""}
{ "Info" "0" "" "Project  = Controller" {  } {  } 0 0 "Project  = Controller" 0 0 "Fitter" 0 0 1556549565422 ""}
{ "Info" "0" "" "Revision = Controller" {  } {  } 0 0 "Revision = Controller" 0 0 "Fitter" 0 0 1556549565422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556549566034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556549566035 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Controller EP4SGX230KF40C2 " "Selected device EP4SGX230KF40C2 for design \"Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556549566274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556549566339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556549566339 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566597 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10496 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566597 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566597 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566600 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566600 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566600 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566601 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19754 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566601 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566601 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566603 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3844 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566603 ""}  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566603 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566605 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566605 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566605 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566607 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4016 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566607 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566607 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566608 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566608 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566608 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566610 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549566610 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549566610 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|ram_block1a0 " "Atom \"ethlink:ethlink_inst\|ramdataCHOD:dataRAMCHOD\|altramdataCHOD:altramdataCHOD_inst\|altsyncram:altsyncram_component\|altsyncram_ba34:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1556549566622 "|Controller|ethlink:ethlink_inst|ramdataCHOD:dataRAMCHOD|altramdataCHOD:altramdataCHOD_inst|altsyncram:altsyncram_component|altsyncram_ba34:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1556549566622 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1556549567319 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1556549567324 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1556549567355 ""}
{ "Critical Warning" "WCUT_CUT_ATOM_SIV_LVDS_DPA_PIN_PLACEMENT_RESTRICTION_WARNING" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Placement of some of the LVDS pin or pins  related to the instance \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 1 21214 "Placement of some of the LVDS pin or pins  related to the instance \"%1!s!\" may not comply to the existing ALTLVDS DPA mode (with or without Soft CDR) pin restriction guidelines." 0 0 "Fitter" 0 -1 1556549567357 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556549567577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556549569046 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556549569046 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556549569046 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX530KH40C2 " "Device EP4SGX530KH40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556549569046 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556549569046 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 124748 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556549569103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556549569103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556549569114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556549572831 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "9 " "Following 9 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SMA_clkout_p SMA_clkout_p(n) " "Pin \"SMA_clkout_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SMA_clkout_p(n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_p" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2613 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124750 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { SMA_clkout_p(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[3\] ETH_TX_p\[3\](n) " "Pin \"ETH_TX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[3\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2589 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124752 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[2\] ETH_TX_p\[2\](n) " "Pin \"ETH_TX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[2\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2590 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124754 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[1\] ETH_TX_p\[1\](n) " "Pin \"ETH_TX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[1\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2591 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124756 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_TX_p\[0\] ETH_TX_p\[0\](n) " "Pin \"ETH_TX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_TX_p\[0\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_p\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2592 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124758 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_TX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[3\] ETH_RX_p\[3\](n) " "Pin \"ETH_RX_p\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[3\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2585 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124760 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[3](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[0\] ETH_RX_p\[0\](n) " "Pin \"ETH_RX_p\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[0\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2588 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124761 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[2\] ETH_RX_p\[2\](n) " "Pin \"ETH_RX_p\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[2\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2586 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124762 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "ETH_RX_p\[1\] ETH_RX_p\[1\](n) " "Pin \"ETH_RX_p\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"ETH_RX_p\[1\](n)\"" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_p\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2587 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 124763 14176 15139 0 0 "" 0 "" "" }  }  } } { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_RX_p[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1556549574999 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1556549574999 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576822 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19741 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576823 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" {  } { { "db/lvds_tx_8c51.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_tx_8c51.tdf" 43 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3831 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576824 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_tx:the_altera_tse_pma_lvds_tx\|altlvds_tx:altlvds_tx_component\|lvds_tx_8c51:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576824 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576825 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576825 ""}
{ "Info" "IFSAC_FSAC_LVDS_PLLS_MERGED" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll " "Successfully merged LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll and LVDS PLL ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll" } } } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176131 "Successfully merged LVDS PLL %1!s! and LVDS PLL %2!s!" 0 0 "Fitter" 0 -1 1556549576826 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 and the PLL pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ARESET " "PLL ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 and PLL pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8907 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10299 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1556549576830 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8907 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 10299 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1556549576830 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 10 1 -180 -400 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of -180 degrees (-400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549579242 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 1 1 288 6400 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 288 degrees (6400 ps) for ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll~CLK1 port" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19919 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549579242 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19906 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549579242 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549579383 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549579383 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 Left/Right PLL " "Implemented PLL \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" as Left/Right PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556549579523 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556549579523 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5lt1 " "Entity dcfifo_5lt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549581699 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1556549581699 ""}
{ "Info" "ISTA_SDC_FOUND" "Controller.out.sdc " "Reading SDC File: 'Controller.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556549582170 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1556549582170 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549582372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549582372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549582372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1556549582372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1556549582702 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1556549582702 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549582748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549582748 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549582748 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1556549582748 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.050 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.050 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549582749 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1556549582749 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556549582751 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556549582751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556549582751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556549582751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    OSCILL_50 " "  20.000    OSCILL_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556549582751 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556549582751 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556549582751 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y60_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y60_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y60_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1556549587179 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587179 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y65_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y65_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y65_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1556549587179 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587179 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y67_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y67_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y67_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1556549587179 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587179 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125) " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK (placed in SERDESRX_X0_Y68_N125)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Periphery Clock CLKCTRL_X0_Y68_N127 " "Automatically promoted destinations to use location or clock signal Periphery Clock CLKCTRL_X0_Y68_N127" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK Periphery Clock 0 49 59 72 " "Assigned fan-out of node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]~DIVFWDCLK to Periphery Clock region from (0, 49) to (59, 72)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Design Software" 0 -1 1556549587179 ""}  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587179 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3) " "Automatically promoted node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_R3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8907 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSCILL_50~input (placed in PIN AC35 (CLK3n)) " "Automatically promoted node OSCILL_50~input (placed in PIN AC35 (CLK3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 124611 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3) " "Automatically promoted node pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_L3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 87410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 103726 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 88732 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 88728 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 104511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 95698 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst  " "Automatically promoted node ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[2\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 40406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 44456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 3923 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 25819 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 47981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 50305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19890 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 24715 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 39780 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 44251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 10632 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587180 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587180 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|syncrst1:syncrst\|allregs.dout.clk\[1\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 16010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~1" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 47570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3 " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|_~3" {  } { { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 49818 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\] " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|rx\[0\]" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 183 4 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 15378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 19735 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[3\].rst  " "Automatically promoted node ethlink:ethlink_inst\|syncrst1:SyncRST\|allregs.dout.clk\[3\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 8938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4533 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 4535 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20521 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 20525 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 16010 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:2:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 16011 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 16014 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|pma_digital_rst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_tx_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset " "Destination node ethlink:ethlink_inst\|mac_sgmii:\\MAC:3:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|PCS_reset" {  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 153 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 208 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 11268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[3\].rst  " "Automatically promoted node ethlink:ethlink_inst\|mac_sgmii:\\MAC:0:MAC\|syncrst1:syncrst\|allregs.dout.clk\[3\].rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556549587181 ""}  } { { "mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/syncrst1.vhd" 270 -1 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 25821 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556549587181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556549591414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556549591482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556549591486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556549591574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556549591735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556549591868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556549591868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556549591933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556549594690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556549594759 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556549594759 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl " "Input port INCLK\[0\] of node \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1556549598647 ""}  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1556549598647 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] SMA_clkout_p~output " "PLL \"pll:PLL_INST\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SMA_clkout_p~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll.vhd" 142 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 138 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 33 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1556549598647 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 0 " "PLL \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1 driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl " "Input port INCLK\[0\] of node \"ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|pll1\" is driven by OSCILL_50~inputclkctrl which is OUTCLK output port of Clock enable block type node OSCILL_50~inputclkctrl" {  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1556549598788 ""}  } { { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1556549598788 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll 0 " "PLL \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll driven by ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"ethlink:ethlink_inst\|mac_sgmii:\\MAC:1:MAC\|sgmii1:sgmii\|alttse1:alttse1_inst\|altera_tse_pcs_pma:altera_tse_pcs_pma_inst\|altera_tse_pma_lvds_rx:the_altera_tse_pma_lvds_rx\|altlvds_rx:altlvds_rx_component\|lvds_rx_b352:auto_generated\|pll\" is driven by ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock enable block type node ethlink:ethlink_inst\|pll_refclk2:PLL\|altpll_refclk2:altpll_refclk2_inst\|altpll:altpll_component\|altpll_refclk2_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } } { "db/altpll_refclk2_altpll.v" "" { Text "/home/na62torino/Data/ControlFPGA/db/altpll_refclk2_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "altpll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/altpll_refclk2.vhd" 142 0 0 } } { "pll_refclk2.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/pll_refclk2.vhd" 143 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 261 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1556549599003 ""}  } { { "db/lvds_rx_b352.tdf" "" { Text "/home/na62torino/Data/ControlFPGA/db/lvds_rx_b352.tdf" 193 2 0 } } { "altlvds_rx.tdf" "" { Text "/home/na62torino/altera/16.1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altera_tse_pma_lvds_rx.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pma_lvds_rx.v" 84 0 0 } } { "altera_tse_pcs_pma.v" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/triple_speed_ethernet-library/altera_tse_pcs_pma.v" 420 0 0 } } { "mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/alttse1.vhd" 111 0 0 } } { "mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/sgmii/sgmii1.vhd" 186 0 0 } } { "mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/mac/mac_sgmii.vhd" 408 0 0 } } { "ethlink.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/ethlink.vhd" 302 0 0 } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 198 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1556549599003 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[0\] " "Node \"ENET_GTX_CLK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[1\] " "Node \"ENET_GTX_CLK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[2\] " "Node \"ENET_GTX_CLK\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_GTX_CLK\[3\] " "Node \"ENET_GTX_CLK\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_GTX_CLK\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[0\] " "Node \"ENET_MDC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[1\] " "Node \"ENET_MDC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[2\] " "Node \"ENET_MDC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDC\[3\] " "Node \"ENET_MDC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDC\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[0\] " "Node \"ENET_MDIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[1\] " "Node \"ENET_MDIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[2\] " "Node \"ENET_MDIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_MDIO\[3\] " "Node \"ENET_MDIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[0\] " "Node \"ENET_RST_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[1\] " "Node \"ENET_RST_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[2\] " "Node \"ENET_RST_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_n\[3\] " "Node \"ENET_RST_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RST_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[0\] " "Node \"ENET_RX_CLK\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[1\] " "Node \"ENET_RX_CLK\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[2\] " "Node \"ENET_RX_CLK\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_CLK\[3\] " "Node \"ENET_RX_CLK\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[0\] " "Node \"ENET_RX_DV\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[1\] " "Node \"ENET_RX_DV\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[2\] " "Node \"ENET_RX_DV\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_DV\[3\] " "Node \"ENET_RX_DV\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_DV\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[0\] " "Node \"ENET_RX_D\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[1\] " "Node \"ENET_RX_D\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[2\] " "Node \"ENET_RX_D\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[3\] " "Node \"ENET_RX_D\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[4\] " "Node \"ENET_RX_D\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[5\] " "Node \"ENET_RX_D\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[6\] " "Node \"ENET_RX_D\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[0\]\[7\] " "Node \"ENET_RX_D\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[0\] " "Node \"ENET_RX_D\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[1\] " "Node \"ENET_RX_D\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[2\] " "Node \"ENET_RX_D\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[3\] " "Node \"ENET_RX_D\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[4\] " "Node \"ENET_RX_D\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[5\] " "Node \"ENET_RX_D\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[6\] " "Node \"ENET_RX_D\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[1\]\[7\] " "Node \"ENET_RX_D\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[0\] " "Node \"ENET_RX_D\[2\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[1\] " "Node \"ENET_RX_D\[2\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[2\] " "Node \"ENET_RX_D\[2\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[3\] " "Node \"ENET_RX_D\[2\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[4\] " "Node \"ENET_RX_D\[2\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[5\] " "Node \"ENET_RX_D\[2\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[6\] " "Node \"ENET_RX_D\[2\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[2\]\[7\] " "Node \"ENET_RX_D\[2\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[2\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[0\] " "Node \"ENET_RX_D\[3\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[1\] " "Node \"ENET_RX_D\[3\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[2\] " "Node \"ENET_RX_D\[3\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[3\] " "Node \"ENET_RX_D\[3\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[4\] " "Node \"ENET_RX_D\[3\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[5\] " "Node \"ENET_RX_D\[3\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[6\] " "Node \"ENET_RX_D\[3\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_D\[3\]\[7\] " "Node \"ENET_RX_D\[3\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_D\[3\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[0\] " "Node \"ENET_RX_ER\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[1\] " "Node \"ENET_RX_ER\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[2\] " "Node \"ENET_RX_ER\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RX_ER\[3\] " "Node \"ENET_RX_ER\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_ER\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[0\] " "Node \"ENET_TX_D\[0\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[1\] " "Node \"ENET_TX_D\[0\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[2\] " "Node \"ENET_TX_D\[0\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[3\] " "Node \"ENET_TX_D\[0\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[4\] " "Node \"ENET_TX_D\[0\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[5\] " "Node \"ENET_TX_D\[0\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[6\] " "Node \"ENET_TX_D\[0\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[0\]\[7\] " "Node \"ENET_TX_D\[0\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[0\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[0\] " "Node \"ENET_TX_D\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[1\] " "Node \"ENET_TX_D\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[2\] " "Node \"ENET_TX_D\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[3\] " "Node \"ENET_TX_D\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[4\] " "Node \"ENET_TX_D\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[5\] " "Node \"ENET_TX_D\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[6\] " "Node \"ENET_TX_D\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[1\]\[7\] " "Node \"ENET_TX_D\[1\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[1\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[0\] " "Node \"ENET_TX_D\[2\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[1\] " "Node \"ENET_TX_D\[2\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[2\] " "Node \"ENET_TX_D\[2\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[3\] " "Node \"ENET_TX_D\[2\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[4\] " "Node \"ENET_TX_D\[2\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[5\] " "Node \"ENET_TX_D\[2\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[6\] " "Node \"ENET_TX_D\[2\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[2\]\[7\] " "Node \"ENET_TX_D\[2\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[2\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[0\] " "Node \"ENET_TX_D\[3\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[1\] " "Node \"ENET_TX_D\[3\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[2\] " "Node \"ENET_TX_D\[3\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[3\] " "Node \"ENET_TX_D\[3\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[4\] " "Node \"ENET_TX_D\[3\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[5\] " "Node \"ENET_TX_D\[3\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[6\] " "Node \"ENET_TX_D\[3\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_D\[3\]\[7\] " "Node \"ENET_TX_D\[3\]\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_D\[3\]\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[0\] " "Node \"ENET_TX_EN\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[1\] " "Node \"ENET_TX_EN\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[2\] " "Node \"ENET_TX_EN\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_EN\[3\] " "Node \"ENET_TX_EN\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_EN\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[0\] " "Node \"ENET_TX_ER\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[1\] " "Node \"ENET_TX_ER\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[2\] " "Node \"ENET_TX_ER\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_TX_ER\[3\] " "Node \"ENET_TX_ER\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_TX_ER\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[0\] " "Node \"ETH_INT_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[1\] " "Node \"ETH_INT_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[2\] " "Node \"ETH_INT_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_INT_n\[3\] " "Node \"ETH_INT_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_INT_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[0\] " "Node \"ETH_RX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[1\] " "Node \"ETH_RX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[2\] " "Node \"ETH_RX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_RX_n\[3\] " "Node \"ETH_RX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_RX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[0\] " "Node \"ETH_TX_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[1\] " "Node \"ETH_TX_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[2\] " "Node \"ETH_TX_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH_TX_n\[3\] " "Node \"ETH_TX_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_TX_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_clkout_n " "Node \"SMA_clkout_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_clkout_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556549600236 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556549600236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556549600240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556549607057 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1556549626716 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1556549626716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "32 " "Fitter has implemented the following 32 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Design Software" 0 -1 1556549626716 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1556549626716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556549626717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556549627322 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556549700895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:14 " "Fitter placement operations ending: elapsed time is 00:01:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556549700895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556549706140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X24_Y36 X35_Y47 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X24_Y36 to location X35_Y47" {  } { { "loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X24_Y36 to location X35_Y47"} { { 12 { 0 ""} 24 36 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556549753000 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556549753000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556549779852 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556549779852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556549779852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556549779858 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 65.95 " "Total time spent on timing analysis during the Fitter is 65.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556549795983 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 SMA_clkout_p " "D5 Delay Chain setting has changed from 0 to 1 on SMA_clkout_p." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Design Software" 0 -1 1556549796005 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1556549796005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556549796340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556549799863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556549799987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556549803231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556549810613 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556549818699 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON0 3.0-V PCI AH5 " "Pin BUTTON0 uses I/O standard 3.0-V PCI at AH5" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { BUTTON0 } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BUTTON0" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2618 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1556549819058 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1556549819058 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[3\] a permanently disabled " "Pin ETH_MDIO\[3\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[3] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[3\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556549819058 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[2\] a permanently disabled " "Pin ETH_MDIO\[2\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[2] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[2\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556549819058 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[1\] a permanently disabled " "Pin ETH_MDIO\[1\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[1] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[1\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556549819058 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ETH_MDIO\[0\] a permanently disabled " "Pin ETH_MDIO\[0\] has a permanently disabled output enable" {  } { { "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/na62torino/altera/16.1/quartus/linux64/pin_planner.ppl" { ETH_MDIO[0] } } } { "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/na62torino/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH_MDIO\[0\]" } } } } { "Controller.vhd" "" { Text "/home/na62torino/Data/ControlFPGA/Controller.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/na62torino/Data/ControlFPGA/" { { 0 { 0 ""} 0 2600 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556549819058 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556549819058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/na62torino/Data/ControlFPGA/output_files/Controller.fit.smsg " "Generated suppressed messages file /home/na62torino/Data/ControlFPGA/output_files/Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556549822842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 146 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2389 " "Peak virtual memory: 2389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556549831092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:57:11 2019 " "Processing ended: Mon Apr 29 16:57:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556549831092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:26 " "Elapsed time: 00:04:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556549831092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:32 " "Total CPU time (on all processors): 00:07:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556549831092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556549831092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556549832211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556549832212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:57:12 2019 " "Processing started: Mon Apr 29 16:57:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556549832212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556549832212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556549832212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556549833407 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556549847357 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556549847731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1271 " "Peak virtual memory: 1271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556549849502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:57:29 2019 " "Processing ended: Mon Apr 29 16:57:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556549849502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556549849502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556549849502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556549849502 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556549850245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556549850835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556549850835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:57:30 2019 " "Processing started: Mon Apr 29 16:57:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556549850835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549850835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Controller -c Controller " "Command: quartus_sta Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549850836 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1556549850882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549852049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549852049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549852132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549852132 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5lt1 " "Entity dcfifo_5lt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556549854830 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549854830 ""}
{ "Info" "ISTA_SDC_FOUND" "Controller.out.sdc " "Reading SDC File: 'Controller.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855232 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855232 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_INST\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549855424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549855424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1556549855424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855576 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855576 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: ethlink_inst\|PLL\|altpll_refclk2_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549855588 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549855588 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556549855588 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855588 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.080 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Rise) 0.020 0.080 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.080 " "Setup clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Fall) OSCILL_50 (Rise) 0.020 0.080 " "Hold clock transfer from OSCILL_50 (Fall) to OSCILL_50 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.080 " "Setup clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold OSCILL_50 (Rise) OSCILL_50 (Fall) 0.020 0.080 " "Hold clock transfer from OSCILL_50 (Rise) to OSCILL_50 (Fall) has uncertainty 0.020 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1556549855589 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549855589 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1556549855592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.361 " "Worst-case setup slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 OSCILL_50  " "    0.361               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   21.323               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   21.323               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.752               0.000 altera_reserved_tck  " "   46.752               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549856448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 OSCILL_50  " "    0.187               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.189               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549856625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.088 " "Worst-case recovery slack is 1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 OSCILL_50  " "    1.088               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.276               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.276               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.359               0.000 altera_reserved_tck  " "   94.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549856707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.320               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 OSCILL_50  " "    0.416               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 altera_reserved_tck  " "    0.523               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549856804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.081 " "Worst-case minimum pulse width slack is 9.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.081               0.000 OSCILL_50  " "    9.081               0.000 OSCILL_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.714               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.714               0.000 PLL_INST\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.270               0.000 altera_reserved_tck  " "   49.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556549856825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549856825 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 679 synchronizer chains. " "Report Metastability: Found 679 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 679 " "Number of Synchronizer Chains Found: 679" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.140 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.140" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.149 ns " "Worst Case Available Settling Time: 19.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556549857146 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549857146 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.100 " "Maximum TCCS for all channels: 0.100" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1556549857431 ""}  } {  } 0 332107 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549857431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549857438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549857443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556549857804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:57:37 2019 " "Processing ended: Mon Apr 29 16:57:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556549857804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556549857804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556549857804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549857804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1556549858903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556549858903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 29 16:57:38 2019 " "Processing started: Mon Apr 29 16:57:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556549858903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556549858903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556549858903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556549860313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_2_900mv_85c_slow.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_2_900mv_85c_slow.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549866000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_min_900mv_0c_fast.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_min_900mv_0c_fast.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549869006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller.vho /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller.vho in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549871681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_2_900mv_85c_vhd_slow.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_2_900mv_85c_vhd_slow.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549874450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_min_900mv_0c_vhd_fast.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_min_900mv_0c_vhd_fast.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549877197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Controller_vhd.sdo /home/na62torino/Data/ControlFPGA/simulation/modelsim/ simulation " "Generated file Controller_vhd.sdo in folder \"/home/na62torino/Data/ControlFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556549879938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1538 " "Peak virtual memory: 1538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556549883207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 29 16:58:03 2019 " "Processing ended: Mon Apr 29 16:58:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556549883207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556549883207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556549883207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556549883207 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1134 s " "Quartus Prime Full Compilation was successful. 0 errors, 1134 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556549883666 ""}
