\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/stm32g030xx.h File Reference}
\hypertarget{stm32g030xx_8h}{}\label{stm32g030xx_8h}\index{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h@{Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g030xx.h}}


CMSIS Cortex-\/\+M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32g030xx devices.  


{\ttfamily \#include "{}core\+\_\+cm0plus.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32g0xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g___type_def}{DBG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Asynch Interrupt/\+Event Controller (EXTI) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga2b7180ed347a0e902c5765deb46e650e}{\+\_\+\+\_\+\+CM0\+PLUS\+\_\+\+REV}}~0U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M0+ Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gaddbae1a1b57539f398eb5546a17de8f6}{\+\_\+\+\_\+\+VTOR\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~2U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga58d72c3add7d201db1fabe5e09f37a87}{TR1}}~AWD1\+TR
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga5acb2ded4f7783b7d2c92cb40f98df04}{TR2}}~AWD2\+TR
\item 
\#define \mbox{\hyperlink{group___peripheral__registers__structures_ga44536a826c4c4b040c11fc94d2839577}{TR3}}~AWD3\+TR
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga05e8f3d2e5868754a7cd88614955aecc}{SRAM\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}}~(0x50000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf90eb87ccfb6d49db632198f1c99d69e}{SRAM\+\_\+\+SIZE\+\_\+\+MAX}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}{FLASH\+\_\+\+SIZE}}~(((\texorpdfstring{$\ast$}{*}((uint32\+\_\+t \texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}})) \& (0x007\+FU)) $<$$<$ 10U)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00002800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00002\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00003800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00004400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00005400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00005800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00007000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x0000\+B000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00012400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00012708\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad06cb9e5985bd216a376f26f22303cd6}{ADC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00012\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00013000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00013800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00014400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00014800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae737bb7cafe397bbb545a0e6848e1957}{DBG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gac85f31889eb6a3f651b563bbc7131f91}{APBPERIPH\+\_\+\+BASE}} + 0x00015800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x00000800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x00001800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga92eb5d49730765d2abd0f5b09548f9f5}{AHBPERIPH\+\_\+\+BASE}} + 0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x0000001\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000044\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}} + 0x00000058\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000000\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000104\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000108\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x0000010\+CUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}} + 0x00000140\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00000\+C00\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga86674438f184aee4c85b6f47d3125e19}{IOPORT\+\_\+\+BASE}} + 0x00001400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(0x1\+FFF7500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFF7590\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FFF75\+E0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad3c4110792684d6735dab4cd8d25d5e6}{TAMP}}~((\mbox{\hyperlink{struct_t_a_m_p___type_def}{TAMP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab6c536f4e63f5f710948483a0ed95e0d}{TAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1ef44c8e4398bd3b3fbb0c981657f3d0}{ADC1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}}~(\mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{DMAMUX1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{DMAMUX1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}{DMAMUX1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}{DMAMUX1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}{DMAMUX1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}{DMAMUX1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{DMAMUX1\+\_\+\+Request\+Generator0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}{DMAMUX1\+\_\+\+Request\+Generator1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}{DMAMUX1\+\_\+\+Request\+Generator2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}{DMAMUX1\+\_\+\+Request\+Generator3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{DMAMUX1\+\_\+\+Channel\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{DMAMUX1\+\_\+\+Request\+Gen\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49606be7356624568932ec81c0d429f4}{DBG}}~((\mbox{\hyperlink{struct_d_b_g___type_def}{DBG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae737bb7cafe397bbb545a0e6848e1957}{DBG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~130U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19c4fef6f7378b0add98d47391bb9cd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19c4fef6f7378b0add98d47391bb9cd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6d6d7f86820ba6a5601ce928859372}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad6d6d7f86820ba6a5601ce928859372}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0383b50a0b7c34b07143b4babf541f4a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0383b50a0b7c34b07143b4babf541f4a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd0a8f62130cb6ad98665158cfd5c}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd0a8f62130cb6ad98665158cfd5c}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbc3d6b8db4b5680d83ad61b6484d4}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec99e5d3bc6d63237978753b8f4e5fb}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a97bdc9663ce09aec4255a0b195293d}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a97bdc9663ce09aec4255a0b195293d}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6800606914bab819905dd54bb7132928}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6800606914bab819905dd54bb7132928}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd284ec4791f4d9bfae70f50716ae9d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afa449f0271f892a4aca29982b00942}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd284ec4791f4d9bfae70f50716ae9d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ef7277f6218ee3af4df1d57658031d}{ADC\+\_\+\+ISR\+\_\+\+EOCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afa449f0271f892a4aca29982b00942}{ADC\+\_\+\+ISR\+\_\+\+EOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2e31fedfc41546232aa839dfc7af67}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17078bd7c7df4cc1cb5efef0b0faff0}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2e31fedfc41546232aa839dfc7af67}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe035d79db441a2919bea151661724e}{ADC\+\_\+\+ISR\+\_\+\+CCRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad17078bd7c7df4cc1cb5efef0b0faff0}{ADC\+\_\+\+ISR\+\_\+\+CCRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2250856b1a5661a7e778b90ca52e92c1}{ADC\+\_\+\+ISR\+\_\+\+EOSEQ}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccda127223b6b216f423d43b9467c3a}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccda127223b6b216f423d43b9467c3a}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b4712f97cc8cb749debb6ecb09c69c}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b4712f97cc8cb749debb6ecb09c69c}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e1b245365e1e24c2e7659a0b6f65c}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e1b245365e1e24c2e7659a0b6f65c}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b2bd2c0f26782ff0dd2177f329ced50}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3d46ce8771a632ba8371bbf060ffc9}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f24b791120130865b6bd81bb051350c}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f24b791120130865b6bd81bb051350c}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fad178efb22e7bde70bed64dbc640f}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fad178efb22e7bde70bed64dbc640f}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1007214aed4912e62c43ca0efc2d55d}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1007214aed4912e62c43ca0efc2d55d}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9176efed35adfa1e8da1f2360def0b}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfc233719ee59bdc4f563a8e7080e0}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9176efed35adfa1e8da1f2360def0b}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0afd44270f6be28d8bab84d7bb6cbbb}{ADC\+\_\+\+IER\+\_\+\+EOCALIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfc233719ee59bdc4f563a8e7080e0}{ADC\+\_\+\+IER\+\_\+\+EOCALIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f78f5315ee2d63c4ca734e85d59e49}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93505b703e8f92e1edc4bc8bfe4a7e3}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f78f5315ee2d63c4ca734e85d59e49}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef815c52e9a597a5269a1831ad59d52}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93505b703e8f92e1edc4bc8bfe4a7e3}{ADC\+\_\+\+IER\+\_\+\+CCRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35cb3b8d136e2f793e02ecf91f6fc05}{ADC\+\_\+\+IER\+\_\+\+EOSEQIE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababb1708515c068f7551691c855032e1}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababb1708515c068f7551691c855032e1}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd40135f101178cb34f7b44cfa70d20}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd40135f101178cb34f7b44cfa70d20}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ee3b14e6b8c22f2abf7b4990d12181}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ffa93cc8555d8d083dc9c0f34b3b81}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca6812db3fec59db7d200ac442f083e}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca6812db3fec59db7d200ac442f083e}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4930e9200637ddd5530b0b56f7667874}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4930e9200637ddd5530b0b56f7667874}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf353641c15a19c5580ba68b903a17ce9}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf353641c15a19c5580ba68b903a17ce9}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1466dacc8afdc2a11ed1d10720834c0f}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f5b4a43c49576c2cf94ee945f1bf1a}{ADC\+\_\+\+CFGR1\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836d6591db0cae6a1e93358b452b0fc}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a2d12984ea98654c3ba5ee3dbde924}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836d6591db0cae6a1e93358b452b0fc}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab698a32d964b2c094ba4d42931c21068}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a2d12984ea98654c3ba5ee3dbde924}{ADC\+\_\+\+CFGR1\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc34a24052ed0a9419951c5f80223bcc}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414db6f840ab53499a7ccca07ea07bec}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc34a24052ed0a9419951c5f80223bcc}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga138c4d67e5735326ffc922409f3fc8f4}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414db6f840ab53499a7ccca07ea07bec}{ADC\+\_\+\+CFGR1\+\_\+\+SCANDIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa236546999710afa33d9210b96723489}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d5676c559f66561a86e6236ba803f98}{ADC\+\_\+\+CFGR1\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa236546999710afa33d9210b96723489}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09ba21ff2817d7633982748c7afe8ff}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+0}}~(0x1U $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540c4cec0b318ccc71dfa1317b4f659}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+1}}~(0x2U $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981ff45e8474ae53e42ef2858887d25e}{ADC\+\_\+\+CFGR1\+\_\+\+RES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf10e4fc871ad35c69f3ca9c16934d46}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf10e4fc871ad35c69f3ca9c16934d46}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d91913f0fe8acb7a07de52505a1fa7}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa426b1457baaefc8d6e9eedd0f4f9b4b}{ADC\+\_\+\+CFGR1\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01460f832e7bd04e150f86425aa922dd}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5bf4fd10475fc722aaa40e42c2e57ee}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b23e26a7ff780ae4a913f9eb3c4fafb}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd08752ec8996d12b0dbf1b555f4a67f}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf417f2e3a6ca8d741d074fc2734e3b9d}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162680bbcf7a916e2a9ee9b4fe44dfad}{ADC\+\_\+\+CFGR1\+\_\+\+EXTSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d8e6d4b42e73e1d753b1340dc76499}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc48e957d935d791a767c763b9225832}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d8e6d4b42e73e1d753b1340dc76499}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd587c78699a50b76f5e33f867285c2}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf280aa8043f44ba5af39f6d9381169a1}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7343627bda8eba05a3a91813e81912}{ADC\+\_\+\+CFGR1\+\_\+\+EXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f77aa2a6bf622f0da6787ce30524b3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f77aa2a6bf622f0da6787ce30524b3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd980c2b24383afb370bfe69860064f}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e34c3acc2cc1cca03427bd9fabb53a3}{ADC\+\_\+\+CFGR1\+\_\+\+OVRMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d526f71d005912ada748371aec6843}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599ae2f682f21f719d888080fee9fdc0}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d526f71d005912ada748371aec6843}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a68ef1ef5f97552db10e8a4303eb0a2}{ADC\+\_\+\+CFGR1\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599ae2f682f21f719d888080fee9fdc0}{ADC\+\_\+\+CFGR1\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d73b0d6253711bbe135364a80db887}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3149a99b68b2ac694e1875a74e312e}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d73b0d6253711bbe135364a80db887}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe986e2a65282b01053839f8c0877a3}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3149a99b68b2ac694e1875a74e312e}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224daf2e65e108b177316de51f1c4128}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58fcdd459cb72e91916c99b10cf3f3d4}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff56271bc473179a89b075fda664512}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224daf2e65e108b177316de51f1c4128}{ADC\+\_\+\+CFGR1\+\_\+\+AUTOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1790fef0e8babfe323926e319ddd2383}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbef648fff668b8ef05c1f4453fbc26}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1790fef0e8babfe323926e319ddd2383}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26a4779335193192049e1d58e3b2718}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdbef648fff668b8ef05c1f4453fbc26}{ADC\+\_\+\+CFGR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e384278bd5f46638e42f9c7c2eb3656}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c98ee6bb5ca54a9df0d59c7328699b}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e384278bd5f46638e42f9c7c2eb3656}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b734cd2a8fc8b538e21c54d2d147588}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c98ee6bb5ca54a9df0d59c7328699b}{ADC\+\_\+\+CFGR1\+\_\+\+CHSELRMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70661171b8f495104da9615b59bc262b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfc565e78991b785ab151925d49983e}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70661171b8f495104da9615b59bc262b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697af08860622dd7b88c9d3038456ba5}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfc565e78991b785ab151925d49983e}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c739291479827235c77f00b5245703}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44dced71b82895b090a7fb69ebe2caf}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c739291479827235c77f00b5245703}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9773f646ed95db8219dc935e15bffa5}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44dced71b82895b090a7fb69ebe2caf}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dac7fe90fe780d6751f0ba461df49b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad806d97ed9f53a934977b9cf445358c2}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dac7fe90fe780d6751f0ba461df49b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c83c3b6679def98fbf913d63349fb3b}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ba31e1f4b86c28064b65207c93aebb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17bc65dbcb2831367b0ba9ae576d399}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a4d73c4e0f2618a3f96ed466ae21de}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bcca7b89fce298d3556714882f6e78}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8a98a582609586d0ab71205ac9d6fb}{ADC\+\_\+\+CFGR1\+\_\+\+AWD1\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88cba4b5835e6defb1b6888c9640eeb0}{ADC\+\_\+\+CFGR1\+\_\+\+AUTDLY}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe986e2a65282b01053839f8c0877a3}{ADC\+\_\+\+CFGR1\+\_\+\+WAIT}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaae3b7cd60e4a750ccd29d94a25af10}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae927e335f0655f62963701c2e6b3e1b7}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaae3b7cd60e4a750ccd29d94a25af10}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e1dc72f01498bc1cce5f6b4f264d4a}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae927e335f0655f62963701c2e6b3e1b7}{ADC\+\_\+\+CFGR2\+\_\+\+OVSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a80cacb01dd07755248ff3dae0874d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e03d88430168d2fdbda12af0d85c488}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e1712d2987a07d2528fd206ec954f4}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d6903b72afd52ffc65a95f94a8b248}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cd1d224d98b9396e1f037715639c7f}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bbde02d4dd541f07d8d63b55c5f35b8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce5c038e6108763bd5b19c63cf701be}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44529c7fb88fa7b386b36a765c662ba}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce5c038e6108763bd5b19c63cf701be}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccbaa9e3439cfaffa47678e11f403a6}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44529c7fb88fa7b386b36a765c662ba}{ADC\+\_\+\+CFGR2\+\_\+\+TOVS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c94a0bbd139cde02c941c9b6c319ec}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f83ccd902e8529373beb73f0e87509}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c94a0bbd139cde02c941c9b6c319ec}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72f7bcc4fcd0dadb2535c4511f7543c}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f83ccd902e8529373beb73f0e87509}{ADC\+\_\+\+CFGR2\+\_\+\+LFTRIG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53371bbd6f4a55732ba953e91cb83e0c}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5821334c58af9ea7fa1205c1459f5a3a}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53371bbd6f4a55732ba953e91cb83e0c}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f73124957abb109ed3bc1d8360aac3}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03980a9f04b23a9877202e1233f4458}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270278a16f7de9d31f3dc6fd2b75d3e8}{ADC\+\_\+\+SMPR\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03980a9f04b23a9877202e1233f4458}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e9986858ee9dda63b5878bb9f38b9e}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa052848610852831aea3ceff067e2444}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f633c00e773a9b3f4eff46f814b9405}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41057e94b6b486be37588a1ca3f77a0d}{ADC\+\_\+\+SMPR\+\_\+\+SMP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600f0a23a1f743f416d2ee164da88b50}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga072a59d72169522f5ed3f0bfc89c0c6d}{ADC\+\_\+\+SMPR\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600f0a23a1f743f416d2ee164da88b50}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga383a8f94dffc417e2ce1e37a4caba60a}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f6e28d3c786eda0b4330c5bf6d7d29}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e58592e8532faa30f50b6ea794f0b20}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b2a5478c24b6993a3cda3a19bc5db6}{ADC\+\_\+\+SMPR\+\_\+\+SMP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a53aa3876d7196cde602673094bb5d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eaca58ead0a93abe9a83c0306d92a3d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a53aa3876d7196cde602673094bb5d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066fc358907b789a177540db9be1adbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eaca58ead0a93abe9a83c0306d92a3d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca05c8c3c24611cd48d438af661bfb5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf327b8a7f5c9b09e99cca8b69915f74}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca05c8c3c24611cd48d438af661bfb5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6a7afce171d47d934e3ba4c184930ed}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf327b8a7f5c9b09e99cca8b69915f74}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b37036d5bac13f572af9f5f42f179a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d82acb900897b0d465bfd3b1e55fff}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b37036d5bac13f572af9f5f42f179a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f416ec0e6f348757d0dd252b634377}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d82acb900897b0d465bfd3b1e55fff}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5c89830719bb6ac7203e17cf1f88b5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2599d9f34392c541baea2d7891267a6}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5c89830719bb6ac7203e17cf1f88b5}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8380d6152ddd577db418e63e4cd13048}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2599d9f34392c541baea2d7891267a6}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07db4b23be3781dacce0658cdd5156a7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b8c1f8f98c5287fe2701f5a79f31f9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07db4b23be3781dacce0658cdd5156a7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd03523c1a292bb486ade83437dc6dcc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0b8c1f8f98c5287fe2701f5a79f31f9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46895ce373f8401fdab91cdd55204482}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e762d6d24c464f602999152beef9190}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46895ce373f8401fdab91cdd55204482}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb71bc24f6fda8d0a3d1e91d0b3906b}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e762d6d24c464f602999152beef9190}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9fc9106348dad5f433a391275515f4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b36bc76475041c92ad28b9d7e46adf}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9fc9106348dad5f433a391275515f4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf290b5feb9bbc6b1c9aad410b545b8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b36bc76475041c92ad28b9d7e46adf}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e9fb0306ed16a3d3a7da817106514d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8aa237d42002fb5357fc228f1257765}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e9fb0306ed16a3d3a7da817106514d}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c61c60c1ae6c79e36be0c5169453fe0}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8aa237d42002fb5357fc228f1257765}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe96f56f780aa0e426f31c2d3612c96c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675d624bf172ee54801700d3b0552eb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe96f56f780aa0e426f31c2d3612c96c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8fa3268e71baecf47d8002cdcbe9052}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675d624bf172ee54801700d3b0552eb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb4dc8d3a310e3015b08ab749706cd7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6304ae63dc637feb2f5d5cd6eac905}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb4dc8d3a310e3015b08ab749706cd7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01184cffcef63e7f8fb9c30f523d3f7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6304ae63dc637feb2f5d5cd6eac905}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768af82456112e453c49a0bf59893fbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901eb2ee943cc2c7920ec07c14bd3504}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga768af82456112e453c49a0bf59893fbc}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga408a0a8994b9f8beb40f7104de37cf30}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901eb2ee943cc2c7920ec07c14bd3504}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06311bba8ce357e8031835420cdafb87}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c67c26052c919d65376f1b81e81468}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06311bba8ce357e8031835420cdafb87}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac1b86f7cfbb30d7006cb456646aae4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c67c26052c919d65376f1b81e81468}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f48a18e4a965ae5fa790a45664407c9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8930753c68df4e2bf2b9848271d5fcf7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f48a18e4a965ae5fa790a45664407c9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bd75975886873e269cae4ffd2f9ef9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8930753c68df4e2bf2b9848271d5fcf7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584de67f8bc4581559afb9eafd0efc8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0651038638c57447c4856072d5615d8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584de67f8bc4581559afb9eafd0efc8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d7a8eb97eb51ed381e9a6e0c109485}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0651038638c57447c4856072d5615d8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8c3c46633523206ea430ebbf478ace}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b73ae816d5634b0ab94d33f3763fb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8c3c46633523206ea430ebbf478ace}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad5ebe795a58f8fa6a3602f5a083de7}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b73ae816d5634b0ab94d33f3763fb8}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1392a93529bd16ff68a7b523ed010d8a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fcd1e7bc4ce025a50f7a5d7c5e2f19}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d67211debb2509b6a9ce641166d6699}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1392a93529bd16ff68a7b523ed010d8a}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc724499e44e6cf690a635350f44864}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12cfe206f03dab77665d78df0c9ed4a4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc724499e44e6cf690a635350f44864}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3773cbfc71fe23eefeaaedb91062c40}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12cfe206f03dab77665d78df0c9ed4a4}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04787aeebe5b916182faafb25f29e24c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a01918ebcf679e1e8dca531c5d62e77}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04787aeebe5b916182faafb25f29e24c}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81db721ea44314691e098f760ea44735}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a01918ebcf679e1e8dca531c5d62e77}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16116176ee635697e7a822a9181f9a4e}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4310a0a53dac73b5588c763d4e02fcf9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16116176ee635697e7a822a9181f9a4e}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ff33695912c3ef1d69d5970749a094}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4310a0a53dac73b5588c763d4e02fcf9}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764697a4f951d5474d339a07da4512de}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900b87930aafb281ee9eeadc8654922f}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764697a4f951d5474d339a07da4512de}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378714ab17bf5f3e294b91dcc4c41cee}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900b87930aafb281ee9eeadc8654922f}{ADC\+\_\+\+SMPR\+\_\+\+SMPSEL18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55d195b5017fea4365639920245cd2e}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4a7de9ddf0bc8e05dc9eb95effe3d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55d195b5017fea4365639920245cd2e}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de842de097a7b7220d4f5d268ea6f3}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6b2273e96f7495309ea3fa8abb251e}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabafaffe21ea14607524ab58f53ac4e31}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23a5ab316b4f917d72db7ce98ebbe83}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc46a8578af4eb9ab46149423ebe3e35}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5748a2573eb66cab9460b508c3833c1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde646a5b44ff8045540d4ddf67446e3}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b40a867b52f6959f42a639ffc8b747}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3426ea6f40add062dabc3b89215b372}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fbf7a2d88770dbc1f03bf774f0842a}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd00eeceef994fd3faac8c359c86ece}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d9016656eee74017773e64236801a7}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaa581f3980ade0e54ec4d5d2c834c90}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96ae290d686192f801bf8649b056bce}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ddf63396b132f52d3aa5a69a9f2cb}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96ae290d686192f801bf8649b056bce}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04e28387361ba24a767ac3e1abdfe9f}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8042dbdec4c70773217344e238e2ff16}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dc22784bec2e52662b15f82ece89da}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b2ea4c3dd9081a609779739b2a9bfe}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae936f36249bc933146ec6c51bda64f3a}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cbd502dae922857e91e74723163d6f}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c42b8c612d0cc8435419586443d20}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c94d870e712b3d53c3b481211f3aa04}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71313a9bc7fb70893f2d1890dccf4d6c}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadde2a703769b4c05e25902f419d437e9}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab615e693b99535bd5282beff433da4b5}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522fdfa48c1e3f21f6f4152bd7914ae5}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d9c00315d02c481530772ae2082d1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\+\_\+\+TR1\+\_\+\+LT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4a7de9ddf0bc8e05dc9eb95effe3d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da7b993b06b77effba5f2f411b5eef9}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de842de097a7b7220d4f5d268ea6f3}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aae1040f7730eaa0e187e51564c8c1e}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6b2273e96f7495309ea3fa8abb251e}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa676b8632fc1481ea7eea37949d1f1}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabafaffe21ea14607524ab58f53ac4e31}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2eab5c680ef57576cb899b7a3ea85be}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23a5ab316b4f917d72db7ce98ebbe83}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b491b417bf3c634fa457479cf60d04}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc46a8578af4eb9ab46149423ebe3e35}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5748a2573eb66cab9460b508c3833c1d}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3990d7c9b211b93d4bad5de08fa02c}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde646a5b44ff8045540d4ddf67446e3}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa104e1362b305a5ca7f4ef659ade3902}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b40a867b52f6959f42a639ffc8b747}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928806f57017847b5e7339a0a5f12dd8}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3426ea6f40add062dabc3b89215b372}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d05c654d328d3707ed3e342a6bb2a09}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fbf7a2d88770dbc1f03bf774f0842a}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed073de1c8c1750e2b7bf83f433add0}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd00eeceef994fd3faac8c359c86ece}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d9016656eee74017773e64236801a7}{ADC\+\_\+\+AWD1\+TR\+\_\+\+LT1\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\+\_\+\+TR1\+\_\+\+HT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ddf63396b132f52d3aa5a69a9f2cb}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04e28387361ba24a767ac3e1abdfe9f}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8042dbdec4c70773217344e238e2ff16}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3dc22784bec2e52662b15f82ece89da}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83aede5882699c1a14de192a9c9e2ff2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b2ea4c3dd9081a609779739b2a9bfe}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3273f19057accc4fa63f243c778f306a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae936f36249bc933146ec6c51bda64f3a}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0aa4102b39935decbe2dc083e587c5}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8cbd502dae922857e91e74723163d6f}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a957eeed81169f2aa46d86bfd24e5a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c42b8c612d0cc8435419586443d20}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5b90376957036f86287ff09a5a7b91}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c94d870e712b3d53c3b481211f3aa04}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961fcd4c1edf4fd76e422d814872da0}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71313a9bc7fb70893f2d1890dccf4d6c}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778c964be610134e2f6ce2c7b7165512}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadde2a703769b4c05e25902f419d437e9}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0460165b5a95af7ccadc8971ac7c5df8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab615e693b99535bd5282beff433da4b5}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf69af30215febb5942d58939fed114}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522fdfa48c1e3f21f6f4152bd7914ae5}{ADC\+\_\+\+AWD1\+TR\+\_\+\+HT1\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92335e38df1cd0df2c3f59b94e2a323}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07351360a39820480132b479303fd7fd}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92335e38df1cd0df2c3f59b94e2a323}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5a9dc83b462087c155afb79fefbd0c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100af1ee5dbec143645ef113b1f817c9}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f60b96d72a33a25224af8113fdadfba}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241c13528b928ded59c489cb41897757}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b5ae29e4867f7adf60a07ab77bf3ed}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea767c57370b9b8ddd9c84e563645b4d}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492beb1a37543418cc5e795adb44c247}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404116b0d9ee842e60dad9648d83348a}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9d43f90262e2f04b81dfad64125e83}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574656f00272a3d5219e7cc18ce4b5f5}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4614a54d39ee79d776b75b0cfeb90b2f}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbdd7073b93ed85bc0b2749bdf07688}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef281b726309711023f57548969db7}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1fb910d357434c6424ffd25f884bb}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7283d3243b635192db0416f87fd9f2f}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1fb910d357434c6424ffd25f884bb}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd83cb7643872998c58c9db3c859d95c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19278fdaa363ab251a07d72c3fd5e549}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b4c88e377c11614e43f509985808f9}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3bcfe37128201874ed5f41c912a27e}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9595f443c2777026fc6da414af04732}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca33b9b3e7ec32ff71d0ea001ebf593d}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga848ba665d68a4d98332516df2b0e4204}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cb9aa4832932c3f82062168248f315}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae018a4f080f146dc67e38f904a8a418c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0412f41aa0cb1d33248a87f316aee7e5}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c24bd119561e19b78427d8c80a4222}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68359b2ed284a908b3d4e18642f64cd4}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0707a8f9dc7119b0f4191155293da659}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20840a5fcb23b91a8ac686e887d7d144}{ADC\+\_\+\+TR2\+\_\+\+LT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07351360a39820480132b479303fd7fd}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ecb878d29b2299faafb578852f8a47}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5a9dc83b462087c155afb79fefbd0c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3179a92dfb4f62017fd6dca5e7e47a0a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100af1ee5dbec143645ef113b1f817c9}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508f2fd314abce9d0fd12a49f97cbe9d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f60b96d72a33a25224af8113fdadfba}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52de181b6536eedc3c69bf8c1d21084d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241c13528b928ded59c489cb41897757}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de4fd6ca585fa9a9089b66d7c49c597}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b5ae29e4867f7adf60a07ab77bf3ed}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d52b371e77f5d5946e086863a07b8d2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea767c57370b9b8ddd9c84e563645b4d}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077bff6b42847a0b971b72c917b99cd8}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492beb1a37543418cc5e795adb44c247}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b77e5627dda6befdd9c78ce2a33bed5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404116b0d9ee842e60dad9648d83348a}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0660c27ef2358b98c55e3b63334ac6e2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9d43f90262e2f04b81dfad64125e83}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7de3c5392a6d986117054483e2e98d4}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574656f00272a3d5219e7cc18ce4b5f5}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae54958a3a11f2fc76aba44278de047a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4614a54d39ee79d776b75b0cfeb90b2f}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3e3830580ec14350d1218b05ed8d034}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbdd7073b93ed85bc0b2749bdf07688}{ADC\+\_\+\+AWD2\+TR\+\_\+\+LT2\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066b14e08b2f66cf148d43c61c68771f}{ADC\+\_\+\+TR2\+\_\+\+HT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7283d3243b635192db0416f87fd9f2f}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b3b1e829f61faaae29c3c2dda23eef}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd83cb7643872998c58c9db3c859d95c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026f0d39dff596f96ba18389e3e83c81}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19278fdaa363ab251a07d72c3fd5e549}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c72193f37168c1cae5eef1df911935}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b4c88e377c11614e43f509985808f9}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d41cb39ae353cdb6f3cb1a171a666a}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3bcfe37128201874ed5f41c912a27e}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10f68b1827b5e65ed2a9caa71ee0db}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9595f443c2777026fc6da414af04732}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga763c3cdad0768b82ce8f32367a2d8aa5}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca33b9b3e7ec32ff71d0ea001ebf593d}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845afafcc3c1121253967b5b565dd317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga848ba665d68a4d98332516df2b0e4204}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bea36851c36dc6ff4f6bac11629c5d8}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cb9aa4832932c3f82062168248f315}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad12069d839ee801af140011156b654}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae018a4f080f146dc67e38f904a8a418c}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa391e3935c52fb95d27db3bc1ba3013d}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0412f41aa0cb1d33248a87f316aee7e5}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105998f6755e1ad088feda981062c578}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c24bd119561e19b78427d8c80a4222}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20edd34d5921132795655bcae86b83ec}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68359b2ed284a908b3d4e18642f64cd4}{ADC\+\_\+\+AWD2\+TR\+\_\+\+HT2\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d7d7277652dd4c2f070106dd993ee4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b59d55fef67e80101e5c2a1772ec50d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d7d7277652dd4c2f070106dd993ee4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca21fba6d475be2101310ee709e3434}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b59d55fef67e80101e5c2a1772ec50d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2bb17ae180a315348377c1027e1e93c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1c98512c1e24e5f71c5da63e304573}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2bb17ae180a315348377c1027e1e93c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8056645767f844ce037f2a45fdb54ca6}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1c98512c1e24e5f71c5da63e304573}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b46d6cc9802bd5df7500709d562bc3d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6b18ec9ebd4c9e95efd1a300f7c4cde}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0461a534becec3c117d67abeb386b4}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b46d6cc9802bd5df7500709d562bc3d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04830d32a93a58406b973870165d79ff}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91cd489db1657f1ae26345e3ebcaa162}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04830d32a93a58406b973870165d79ff}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfc51c25f28841ceffb83ba992d07c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91cd489db1657f1ae26345e3ebcaa162}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478c951d01f1db2222c62298a4e4b00f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f2987b60396f53ee2968a18fbfbf06}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478c951d01f1db2222c62298a4e4b00f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84928f30f310c5995fda17d09356caa}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f2987b60396f53ee2968a18fbfbf06}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594f5ffe6a55d45a0c2421c847f0b70}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594f5ffe6a55d45a0c2421c847f0b70}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5b84d83a703faf41021f5aed1b08d1f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f6c6ae7886562fb1ee5c74e5dcebcf}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9712cbe5717263afd082e605ad256d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9712cbe5717263afd082e605ad256d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9615a92dc5d719eda04efc0fbcc2274}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f05a1fce3fb5a476a3d6a1efa7e0f5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa94fa077e46b5c294a27bc24a81dc94}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066545b519da65f4dee67b20ddd43bcd}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa94fa077e46b5c294a27bc24a81dc94}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835b5a1068e5b4746a61a637831a6add}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066545b519da65f4dee67b20ddd43bcd}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad672dcfeb5d382e77dc94d280d77f2c3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a96bfb55e4ac0b7b5fd512dc8c5c07}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c74cdf4888bb431e36aa8f636c66e75}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad672dcfeb5d382e77dc94d280d77f2c3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5cb0ea5c509e683f24c444e3fe262a}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c09f86005172696eaeb796fcffd041}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5cb0ea5c509e683f24c444e3fe262a}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6252eddc09ac86f0ba2fc34e9973b52}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c09f86005172696eaeb796fcffd041}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06703614fbccb72f2abc8a1a3d80647}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b8cbaabfdb773f7bc9b4385ca3133e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfdf93021c4aa68f312f6f58c437091}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab06703614fbccb72f2abc8a1a3d80647}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae74deb460b9d900fb3d97d81d440a586}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148cef813445cc4506d6f89fb0409156}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae74deb460b9d900fb3d97d81d440a586}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e1d27f5eba18a59660d7b32611f068}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148cef813445cc4506d6f89fb0409156}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253f2d8c6cd7523422e0ff35998b94c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566c041a57836d75b217dcf2466f5f8}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253f2d8c6cd7523422e0ff35998b94c}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9b146cfe8e9ca180676f8e9af40b8b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566c041a57836d75b217dcf2466f5f8}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c3b47d45f280844cc9057a67f4a8f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9627edf91b62eb894a5d713898aeb84b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c3b47d45f280844cc9057a67f4a8f}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9627edf91b62eb894a5d713898aeb84b}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf8620842807c83a2fc58b57dd1423}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c246993f940904e9c44cbdabba150e1}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaf8620842807c83a2fc58b57dd1423}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bb861455b1d4bcfc419e7a5d76655ec}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c246993f940904e9c44cbdabba150e1}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b81185c921897c7de18340cef3b91d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b66d105354c14511b62cb75fd8117}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b81185c921897c7de18340cef3b91d}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71a9b3ba55c541de0fd39ce647ba619}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2b66d105354c14511b62cb75fd8117}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4033868b74b19544304e5f202e47972}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a4437436d6391d03ea0b46605164b5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4033868b74b19544304e5f202e47972}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697a712147bfa61fd786ae5ce3ca2bfa}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a4437436d6391d03ea0b46605164b5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d705d015fd20a8e5328ed49d6fcc355}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b5a6c1d562c5cdaa2560aba5af92c5}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828269a978a7bee65fc836de87b422d7}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d705d015fd20a8e5328ed49d6fcc355}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c351e86765207a289da47a7ba12261}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6189343dc80a0b0f88c27cbcd8188}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c351e86765207a289da47a7ba12261}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617214deca9d2d1fe358e7012de53b7}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6189343dc80a0b0f88c27cbcd8188}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc468021a66564b9f9255c9a33fc46f3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfc56437a61398d433d775549c7d7e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc468021a66564b9f9255c9a33fc46f3}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab167e83ae3042f3041d4da630d58ccc6}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfc56437a61398d433d775549c7d7e}{ADC\+\_\+\+CHSELR\+\_\+\+CHSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6242ef88cfcad14f27ee22320bbed8a6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6b1b987082c569bb4228911980ab01}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6242ef88cfcad14f27ee22320bbed8a6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898c13cda2f4afb7993a59f7356c342b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6b1b987082c569bb4228911980ab01}{ADC\+\_\+\+CHSELR\+\_\+\+SQ\+\_\+\+ALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68da7102623bc05dfa9ba9572e102feb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10daa5b36054e636b4a8f0c9820122cf}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68da7102623bc05dfa9ba9572e102feb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2ad778950e43de324ed3b40bf02516}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b9452519756f35ec9a36c406f3373a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d3fb8510c87964d3f15a96749c11c7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745b44a22d7ac58820ab912d4711b40d}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14fac0b77c35f1d096b958eb1875e0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d161e244df7d4b6fd567f6e0e7467}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2f8bc76e1eda235c8b4971354f2b75}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d161e244df7d4b6fd567f6e0e7467}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7468a7ff1306edb93dca613eb758be4f}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe7e1e8d5f14aaa9425a96c65fc7fff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca75a5722c58ed57d2775118e800b83}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga120927ed270ae8a8e569e963265d925a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38500aeea046909cb0afe79f02a2450}{ADC\+\_\+\+CHSELR\+\_\+\+SQ7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f865f37f4f060d0810515117f853113}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef244b651e66f0db83448e5c986538}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f865f37f4f060d0810515117f853113}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e430f2794ca2a0e82fa282090370d3f}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87d544c317129b4484d36017094d04}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdede291ff21f892f56edf0efce76cb}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab47014cec46918008de88e3c1c5f99}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacafbba93f83f1977880b3daf48512d6}{ADC\+\_\+\+CHSELR\+\_\+\+SQ6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f17df5da60ad99387d3562dc3102ff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407c45aca2beea5521a6e65cd9c11c39}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f17df5da60ad99387d3562dc3102ff}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136d1c5f45ab464c16c0e451eefd21e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd22898647a6b40904f614bbdf5d28a5}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459ae51337e5533c13f537d3ddc530e9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40312328e4dd3409e0342b19f1f8ab46}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3a3985f97494076fbb8deb60be7a85}{ADC\+\_\+\+CHSELR\+\_\+\+SQ5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f7609366ba21a02aa4e9a4c116cfa9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb173811f126feac66209cbe4772010}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f7609366ba21a02aa4e9a4c116cfa9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63133f120c7a46bde86773aff936628e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c579cd790e1fba31abbd4803e58697d}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8163ee24f70aa204b6519fd0bdfac7b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2626a53e866a3ef20542185ee74767da}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834bce92978ddfa132671d963bb19029}{ADC\+\_\+\+CHSELR\+\_\+\+SQ4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b7c317640e10997fcc50b6f2448718}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503cac2a7b5f3b454681ad3c2f06c9b9}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b7c317640e10997fcc50b6f2448718}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2f4b02de5a2d13b9455c8a088ed381}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8352eafa7d339b8d00cf5bd502bbb47}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d2b077b496ec22f7d5a45c7c4c3c0e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209dacdb56fe075f97425a63cdf9b4a5}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa64cf32ccd61b4386d206080df92a33}{ADC\+\_\+\+CHSELR\+\_\+\+SQ3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644df3a08e59e88add0116a526f380b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eeea031b6b0799d0d4bd2edaabe9a8}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644df3a08e59e88add0116a526f380b}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ab40f1891d602ede9f6393eed53393}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b1f996984c7342652f258eea0d48c3}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb1e8c13ec4d0d783f2d7ddd9a5f3703}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d571e91b67910b0569b77b39762fac}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a45bc09463ff53354fbdd3683dff7}{ADC\+\_\+\+CHSELR\+\_\+\+SQ2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab775c0fc26d6cea4ee026319905d05ef}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e01f97657f4eeadbca43eec116e28a}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab775c0fc26d6cea4ee026319905d05ef}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga480e9da3824da1aff16a8e5de8e5f538}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84491a3e80ebef8137c640783d9179ee}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1c2c39c241f0f17076161602cda4e}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa228f7f0cbbff788561b96580138dab}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0acf1af3e5e83cf3a198d21c177acbe}{ADC\+\_\+\+CHSELR\+\_\+\+SQ1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1463d5c00c0375a550fe07328f5fed6b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef81ff9e88c3b933eba4a0209a4faee1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1463d5c00c0375a550fe07328f5fed6b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63dafab1cdebfe585e3ef1113d8840d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddd45d34f0e14305828e0e924361000}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685629ec41fb90f750c44843cd4efe3a}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9736e9e244717642a6ad3f18ebd8a3f1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56c5f676c05ef93228ac34954146802}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ccceeeb189f97021bd5e2a3b4a52c9}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada504b89d6c237e6d6b25802a0a98d90}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221069000098f6cd4f77b4f80f0a0050}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8ba3210ff17295851878a14c58bc2a}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb8f1f07d8f5a2c8303834505730422}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63967696194f261cbc84cbe75c77676b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef42b69c602fb0872273d7b8f3983ac}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga112f0440696296fa9c921c1983312d00}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d97302dce6cb2b5c6816b3a3ef8effe}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e88289a25428afd28116441e507713}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d97302dce6cb2b5c6816b3a3ef8effe}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa495c65a15955e382b89d5500ba3fb48}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88b02d7e35fe9593753134adbdbab41}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae7fcd5bf50d04b3c0e2e3f657517c}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4172583316c094d1df419f5e27faec1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32423ed2d0326c6a204868c885f104b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb5303c4f850c96ccad076c2dbe7135}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4729fed8e783d72be36cd309043e4de8}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa77fdd6a06ab38d18ffc7b53863ed4}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983bfd5951f24583927e8627341d6e5d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2da1f23f3a765fe8a258976b3fc651f}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+9}}~(0x200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e20029e3ec762414e9c4100471d621b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+10}}~(0x400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be268b0811bea2431f82548d90cd13b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+11}}~(0x800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0123b77273fafa6016a9fb8a1bf6d0d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{ADC\+\_\+\+TR3\+\_\+\+LT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef81ff9e88c3b933eba4a0209a4faee1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9160eb1deeecf0c7597d911d088ab3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63dafab1cdebfe585e3ef1113d8840d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e3760bafc3d0fa1e6c5b214091612}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddd45d34f0e14305828e0e924361000}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0881b45f3505329b69150505fb5189}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685629ec41fb90f750c44843cd4efe3a}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9736e9e244717642a6ad3f18ebd8a3f1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa21edb96d1dbc534a808bd30a51c7e93}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56c5f676c05ef93228ac34954146802}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09e180af5af055ffd917d1396e07c33}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ccceeeb189f97021bd5e2a3b4a52c9}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a6a325718e7104269f670bc5153a11}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada504b89d6c237e6d6b25802a0a98d90}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40aaff0ba5d02e790c7cde568d20f9c}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221069000098f6cd4f77b4f80f0a0050}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8703a292b415e7d0325cdd34360eee}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8ba3210ff17295851878a14c58bc2a}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53fe93e40477c2348cdee4fd39563c8}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb8f1f07d8f5a2c8303834505730422}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9761ed856ab30405180eea60a944f77}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63967696194f261cbc84cbe75c77676b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d465e819632980bc90a5b2fc846058}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef42b69c602fb0872273d7b8f3983ac}{ADC\+\_\+\+AWD3\+TR\+\_\+\+LT3\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{ADC\+\_\+\+TR3\+\_\+\+HT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e88289a25428afd28116441e507713}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc86fe36a74112a7b665bede79a65e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa495c65a15955e382b89d5500ba3fb48}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f529e197af9adba119e8f4d976f8cd}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88b02d7e35fe9593753134adbdbab41}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608732060caf630f1b0d757e16323ae6}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae7fcd5bf50d04b3c0e2e3f657517c}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765b8dea81f4a9ff67d01ad7c20717ef}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4172583316c094d1df419f5e27faec1}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5ee924871e9f36610345726a3780e0}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32423ed2d0326c6a204868c885f104b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23161cc0272314389f78b5ba9ed36ccc}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb5303c4f850c96ccad076c2dbe7135}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1843adaf3799922879d63959750e519}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4729fed8e783d72be36cd309043e4de8}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794f95d883970ea727a0b649543425f7}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa77fdd6a06ab38d18ffc7b53863ed4}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf787ebad98215a79207d64beaebb463e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983bfd5951f24583927e8627341d6e5d}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7436faa14823f8fd7fee9be55e817c}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2da1f23f3a765fe8a258976b3fc651f}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4278c92e855b9021fa9e9cf70f045203}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e20029e3ec762414e9c4100471d621b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c845f6d87d21a24245e7bfecf30e4c9}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be268b0811bea2431f82548d90cd13b}{ADC\+\_\+\+AWD3\+TR\+\_\+\+HT3\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939e7a0780b9759e6c3f344553797101}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae696f0e147022ffcb55785e4fb7878}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc56241e0b3ab0798a981b14d3e302f}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab730b1087788f3ab18ec6145d84597d3}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+3}}~(0x0008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f3f982a8420ece922b3f8684226307c}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+4}}~(0x0010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6596f4834f2dd7e2604d4492135a4e3}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+5}}~(0x0020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c27e67b6170a6873797fbf7e5c337fe}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+6}}~(0x0040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0869cc00218b560ced2a4cf19770e5}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+7}}~(0x0080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00d8950acc2211570da7c927ae77886b}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+8}}~(0x0100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5ec727a1d5e3c082f49cead8dfac6aa}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+9}}~(0x0200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2b611b9e68b09cf5a4f08cc0935b52}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+10}}~(0x0400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d8797443083b98d499e701de0c86ff}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+11}}~(0x0800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfab758993417e28973d15df01d2186}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+12}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8172b28fabb7022660cc1779da9547f0}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+13}}~(0x2000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae936291a38f1ecda447e0bf63c3a4e96}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+14}}~(0x4000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59822569482aa21059cbb6b706fb8c0}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+15}}~(0x8000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a231db4b53876ee3823b0ea3c92a06}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6c93bd70561bbb40c23a0acfdd33bd}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc399c76ee2eff2678ae1b2d5de04f5f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7aa336b112be95de2bc99d4bada112f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef56e97e017d9c1219d631158380501}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ed45c6f668636ec26125c16099cad2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5429b469688c6b1ac1bd9216ba743a}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ed45c6f668636ec26125c16099cad2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd077f70f6db63fe67fcaa43a998c1d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a55ab6550a69e167e990ce53b9d2fc2}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac2ec422d4ae0925c5e73c31d1798a0}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305b0e94e4799e01bcd210143aac42d9}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28aaf8121d78f0d038798a875927dd36}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c84720845d7a25dae1c9672908d14d0}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38c357647682d6455c66f01201b5713}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c44c40266eeb29d6c82893c9108611b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\+\_\+\+CCR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99705967921bc72f3351ed71bc4404a}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08cc8ad4ec45d16616ea43656faeca1}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320da1879988808eea121ecfa8b709f}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c0b142eb7a2ef638ecac34a7d59461}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf79b4cb81ef1631966dbe68279cc376}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f090284807523a73618d65e544615e0}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f090284807523a73618d65e544615e0}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d249828559456628051dfb177da1a}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d249828559456628051dfb177da1a}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb3016a3acfed2d88b40124af68a459}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb3016a3acfed2d88b40124af68a459}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deb366d40dfc7e003ba9967a65db6fd}{ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4373f310e631ce562f0759c8a3ffbe58}{ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deb366d40dfc7e003ba9967a65db6fd}{ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749582e7b291b726615c67975e92644d}{ADC\+\_\+\+CCR\+\_\+\+LFMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4373f310e631ce562f0759c8a3ffbe58}{ADC\+\_\+\+CCR\+\_\+\+LFMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3deebcf1cf5fae1957476154502b1fb5}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63759809b1cd1cfdf46d92becc60f85}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a12ab5306d6320069e08e63cd9a56f1}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29fa2eebbf573932af772c709cf89841}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ec504b3e14150346370aa1c1c691a8}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea775e87da619d420bfde9d7eb54e22}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea775e87da619d420bfde9d7eb54e22}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d94ab2c2c2e91e49d8a1bed2c64f070}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff396de342974b7bd130abce1ae5d0}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ff396de342974b7bd130abce1ae5d0}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087ec211a08c8241dad366d1785cda52}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087ec211a08c8241dad366d1785cda52}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac085bfd33abd74b8fea8fdb2c0d50281}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac085bfd33abd74b8fea8fdb2c0d50281}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca211fa8d7b7129ebee6385bfe3c74b}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca211fa8d7b7129ebee6385bfe3c74b}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01017e80e2ef95bf33e48cd5f1c464}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0012c596aa1189cfe65548fe251335ed}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0012c596aa1189cfe65548fe251335ed}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab069ba1399d2868037f766a08dbe1e4a}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab069ba1399d2868037f766a08dbe1e4a}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85456b2273dd7dfbb08fe92ac61b1e4}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cdbf8d2aa171d79890a087f1c43dbd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fef9be564548137ad7c2445b20c335}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54fef9be564548137ad7c2445b20c335}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1479bcdda36f67b6337b034b920fc6d}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1479bcdda36f67b6337b034b920fc6d}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126264bff9e43ab1e8f833762fe83c1d}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126264bff9e43ab1e8f833762fe83c1d}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248a455a5f3c5fee0cc45ab365d7b516}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248a455a5f3c5fee0cc45ab365d7b516}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a333a9204a12b733075b76fe405e073}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a333a9204a12b733075b76fe405e073}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c55dfd31b2060f1fb68338588a859e}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c55dfd31b2060f1fb68338588a859e}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa14ca3e688cfacb5f01b8e236b2dc8}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5a506abd056cdecd143aa6b453a3c0}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5a506abd056cdecd143aa6b453a3c0}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2a17e91ebc38899d49756cb90bf4ad}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3df7a4b5b5522c858efb983e147e521}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3df7a4b5b5522c858efb983e147e521}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9052b436400d7e915f8f5bfff90f90e1}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9052b436400d7e915f8f5bfff90f90e1}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c21cfd99b9042aae0c09646f194400d}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c21cfd99b9042aae0c09646f194400d}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4eabd1be5d69031f89e738b5c74b67}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4eabd1be5d69031f89e738b5c74b67}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a0e94ffea3d92ae1dc0eb5747cecc1}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04cbdca367113e9af5ded68c90e8523}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04cbdca367113e9af5ded68c90e8523}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963d5205894b028565a3845600f4ffd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963d5205894b028565a3845600f4ffd6}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8c37f4c5e50c523965acdd6fb68407}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8c37f4c5e50c523965acdd6fb68407}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf045c89aa989b77cd4a81d5995a35350}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf045c89aa989b77cd4a81d5995a35350}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797a964a31272c1fcab6b10f248f01b2}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797a964a31272c1fcab6b10f248f01b2}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206b3332efbd7d8fdd094e791de94812}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206b3332efbd7d8fdd094e791de94812}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384a232196033f388924f3f598f63777}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384a232196033f388924f3f598f63777}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4602952d83692098965c92eb075ba8f2}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4602952d83692098965c92eb075ba8f2}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ea8f924228f3c9c769a1dd10fccd2}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ea8f924228f3c9c769a1dd10fccd2}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae398bd469325b42df8d631c2c7648c03}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae398bd469325b42df8d631c2c7648c03}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a87eeb6e68e40c01607eb3055b2c802}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a87eeb6e68e40c01607eb3055b2c802}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfd856f903bc2bb83b5e33bdcfbb72a8}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae42f9ec920fc45409fca256fc1c094}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae42f9ec920fc45409fca256fc1c094}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c81071e0ad5e28ca23e87a3bef63f78}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8abc8c7851622f66870e25e698befa2}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8abc8c7851622f66870e25e698befa2}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa340e56f4bfd8bf669b3cb636940a21}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa340e56f4bfd8bf669b3cb636940a21}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9188b1e168f052779be66773b2132d6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9188b1e168f052779be66773b2132d6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57eb58cc21d13c4e954049cffe43853a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57eb58cc21d13c4e954049cffe43853a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4c91830b4d46fcd53d414a91735273}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4c91830b4d46fcd53d414a91735273}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f092ea2c52ba0b5137c06702776f95}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f092ea2c52ba0b5137c06702776f95}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8373c904a0574577398d22fe2d1872}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8373c904a0574577398d22fe2d1872}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cfe132853ae9bea3b745104f6c6bf7}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cfe132853ae9bea3b745104f6c6bf7}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3885a548a01240f4b093215c9940ef70}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3885a548a01240f4b093215c9940ef70}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd6618430fcc0515973f1335ea1cd7}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccd6618430fcc0515973f1335ea1cd7}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ff720ba13ea5f68b85d13cf881798a}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ff720ba13ea5f68b85d13cf881798a}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f212a62195d09ebbdfcdf2811a3798a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f212a62195d09ebbdfcdf2811a3798a}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947a2b4d94e4d611a087a9a9d26069}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947a2b4d94e4d611a087a9a9d26069}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e93900522ede13863a0419ebedc67e}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e93900522ede13863a0419ebedc67e}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f0d87ce3ac10330dc041aba3a26476}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f0d87ce3ac10330dc041aba3a26476}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55707c4ab09e3bb7905a7ccd9e15cb02}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga191c8a88496206410e22515c1dc8f726}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga191c8a88496206410e22515c1dc8f726}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00709a6aa2ad9e2a2bd93ecaea62a47b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03149a3b9b879b9f8ad6ba03021df818}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03149a3b9b879b9f8ad6ba03021df818}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61cdda5706c58ca9294f1457576c3d87}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61cdda5706c58ca9294f1457576c3d87}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4112f52d39f2b8046af889c49c504c}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4112f52d39f2b8046af889c49c504c}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b07726862ce6f3a0007de1553330a}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b07726862ce6f3a0007de1553330a}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5675e39ff8c23a18657c52281efc4c7e}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5675e39ff8c23a18657c52281efc4c7e}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2744612a297431a80718a67c7c79f19}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2744612a297431a80718a67c7c79f19}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcc441150b42892a6ae5a4ae784d85e}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcc441150b42892a6ae5a4ae784d85e}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a4138896fef96641f9ad5eb269f4c4}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a4138896fef96641f9ad5eb269f4c4}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165bb032ce1148af49048daec69508e9}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165bb032ce1148af49048daec69508e9}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f07a706a1a1b3b351151aff8b48be2}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f07a706a1a1b3b351151aff8b48be2}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73550e263e014a80ba68b9d44d335a83}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0ff14a5994586ebdeba33fde4a2c36}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f49ebf3f4035ea2357b791da026846b}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d87d39e76e413ecfd4135d1d069aa2}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d87d39e76e413ecfd4135d1d069aa2}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96337334b23e814de339a9697b8cfe52}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96337334b23e814de339a9697b8cfe52}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbe38bfd0952b6490a0517143030eb0}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbe38bfd0952b6490a0517143030eb0}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8680eed5bbb2c59ececcacbdb9cdd5b}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429e04913f0ea2ec973e5e82c0264766}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50eb0d6de27b74c7c51428ee488a7ac8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6126943f2f3748939bb349412d3f03b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa32452d1f2a7d91e4c4218a1610c667}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2831ce899f332f8da4f1d254263b3bc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb52dc4b53c9a66f609e8caf59cd6b44}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7a3fff34272749e272f72aeb7fa1cc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db91cb8138352e96739f824a83532be}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e544e1b59d38ed2058e118bef967fe}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38ed8dbfb389d230728c2e6a93ca0f6}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+DMAREQ\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada366ca555c297eafd90e68c02d02044}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada366ca555c297eafd90e68c02d02044}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15775843ac0ed584bf9a1cfffd8f38b8}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d12b80048691d428a6f4401992c043e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01c0f39653ddcd626ff87df03cb6611d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01c0f39653ddcd626ff87df03cb6611d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc99ef1ca19c4c307bf9b432150a59fc}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72adb92599bab89ba940ea2047fcc23b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+EGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a64292fb2e083d9e656cf6ba117284d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a64292fb2e083d9e656cf6ba117284d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeedb99c6edfa679f95441003a4fa184d}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f0c68ee551da1062288a80a6fe0e12}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d57f6e7b5585e040d495f45b0f9eb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga057f0d2e2dc4faccf8675ef9120185de}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac078458a819c5c33e03264f172470826}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a8b56ab4ad4d28cd1de9e4c6302b1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5deff6a141ed349bc33529851de2346}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb24fe594a98ab3c48ab93f1ab8a26ab}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401deeb3df6e797e58eaa7957c209b01}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bf7d7cb745db1ed6bb2714839b24ac}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e3320cc81ab30ec0093882462062dd}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2033b6545b982157ab9688e6d325938}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5999cb7324e7b2a9185c5d8a77eb23e}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8457b740a73ff1a0686d29a2b0a743d4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7f89e2c1a386244906df90ac15e2b}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+NBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03842cdf2e83bfd10cb18ccb9950294c}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f63fee79a62bb437097de54112040}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34a255277050f889accff6296d4d2c4}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46140d9ab832b7fc0abbb61b5443769}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6d195feffdc8e198cb1b81973827cf}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668b6c82bb519b3368d0d07fce1ff400}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c3d2f8548523521c0f29bac302e62fb}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd8ee6a5fb5deab22672b90078be4f1}{DMAMUX\+\_\+\+Cx\+CR\+\_\+\+SYNC\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c410a8e8b7faf498cdd3d359370b57e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c410a8e8b7faf498cdd3d359370b57e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0670ce82c5515dbd0fa7ffb30c5e310f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0763cd9ce57e8bd27b63d4674f434043}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8626aed7e6283cae9c5e822eca6530}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8626aed7e6283cae9c5e822eca6530}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f62e6a76515c51c49b69c065493474}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9221c044ab6847851ce304f70c49917}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2253152dfd4a7763bf392ef62d4a4978}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2253152dfd4a7763bf392ef62d4a4978}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d89e7184b94eb0afbca21cb8750db}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26af52307a3f438cc6bbd4a45644246d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8820bb392d3c91706bf2886847c2d606}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8820bb392d3c91706bf2886847c2d606}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0ed04270f1d02833c7dc9a7b0c312f}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d3037907966123fd00327981a64f6e}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b8d8b6ca900db74bb766d955f565c4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b8d8b6ca900db74bb766d955f565c4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e851a768425793ea5420c35b4829b0}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896264d5a6c4f9b447b9bc4a80d154ca}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00df667fd758d6ebf4e3b076e9e400b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00df667fd758d6ebf4e3b076e9e400b}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeee06709196b4ba722e7ce237b27ef1}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8437f502cf16f6b389d25f7890fa9d3a}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae375a912ddb7187a20584c7793230773}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae375a912ddb7187a20584c7793230773}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf916a041d2e0a1d335dd88c59a3164f4}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8188e38943bb3fd566bf39adeb747f7d}{DMAMUX\+\_\+\+CSR\+\_\+\+SOF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbfe54d3cc58a6944aa2976e01d1094}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbfe54d3cc58a6944aa2976e01d1094}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef7c29bdda17ad3b1bed01644b1ab33}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0332555e968d2c2e45a98c8f9dd94f56}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb45386fe58e41a6247cf6ccb5a0d2d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb45386fe58e41a6247cf6ccb5a0d2d}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef484190cb68042bf4e9e8a50644f754}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7322eb0483c792ebfbbad8707247a2}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0879515484911a03231910b6d7fab6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0879515484911a03231910b6d7fab6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b3e64ad19bc75863f33f52a03fd75a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8138a94bf419813181476a47fd0e96}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c2fcab2b56ff07dd5e112f913e9619}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c2fcab2b56ff07dd5e112f913e9619}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b9cdd5ab4cf0a2fb0887b5db4e0a58}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4607f5dc625da9d32548237fe430220}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16578f3755866ab90caa2d3d2f51a00a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16578f3755866ab90caa2d3d2f51a00a}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026bccb90d1300c53d8700e25942d144}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd248fef9aa0bba76cc9435ff4c3bcf}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d40156b9f560992a041b20d21c3c1f}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d40156b9f560992a041b20d21c3c1f}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae176fa2b8832da594c6a130d5892c779}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767e0e2082ff697051cf234be671c943}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645cc01eb7d8735c3dcc76cd175e5fc6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645cc01eb7d8735c3dcc76cd175e5fc6}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga695c26af87b7d7d2d727742d6f726f99}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac28b0d75436d1b4650299f306ac118}{DMAMUX\+\_\+\+CFR\+\_\+\+CSOF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae252cb4694b6419a79b635fefc75cec7}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b6e6c1fc5e71dccdbedaa7a888e99}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe866ac0f185f80c5f63d130a5ab43e5}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d2b00613808bc96bbcfdb5fb99cc4b9}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede9164c5524bb32bd3364831ee4cbd1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9901f2590a2ef1f6d894d8d0900caa92}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6949bac9495233060504023ec0df09}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf603bed237ef165a9b13dc7a45cfb9c8}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+SIG\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57011d2af947b8deb25f68f1572869a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57011d2af947b8deb25f68f1572869a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fde828ebf2591bf66b85b962d55f7c1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666576f5471915561509b88d6b6c80bf}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+OIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01448914a08863ca8b1532f6989091c}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae01448914a08863ca8b1532f6989091c}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff9c72476bf78b81d0adc19400d23c6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be3a3796cbe9207a25e6c883548b011}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad386b0f74797327dd7af2fa02fe9244e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b439cbfdea61a790210b9c88575cdce}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9abc26b26211e3547274989a76ca069a}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139d5a1a65dff14d03c3182f7285e9a6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88df9679ea591328168a060f367dab77}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d8df4b352776aac7f8f87d7df10d2b}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68febad455a225ae802095f97daa753}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4902672594a2aaaa9902056a1b070eb1}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae410cf5723fc84651b2427b4af497ae0}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8afa54f4f18a85ca4533964795951b46}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e11aa6548eb6798968d8f5e74914d6}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ed954bd6544f5705b4eeb8ddb5cf4e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70f95f62dde3f931d583d743ad65360e}{DMAMUX\+\_\+\+RGx\+CR\+\_\+\+GNBREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1cd27caf63f11126df9fbe04dbc632}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1cd27caf63f11126df9fbe04dbc632}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b3f4937e86d1fb056c2967506e1111}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8dc6cfe24104f05c72599c81defa78e}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c2af51c202efa6047e8059c670adbf}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76c2af51c202efa6047e8059c670adbf}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0542871f3fbe583003090bab8268818}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d937dfb789ada982229e5e936ab462}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9236153885a617861ba2f9792bbaca1f}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9236153885a617861ba2f9792bbaca1f}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8edd203deac52aadb99a89719a574e6}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c54f5154f088b079379a6c56f5e4d49}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09130c7c775dfaf6485304f3f149ba0}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09130c7c775dfaf6485304f3f149ba0}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a380f3cd5a179e1a66f972bc45d712a}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b028e72ffd4cd9f34404f82e6826fe}{DMAMUX\+\_\+\+RGSR\+\_\+\+OF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8cffec104c5dfb43b42e007c4cd59}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8cffec104c5dfb43b42e007c4cd59}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d433cf4d3caaaf83e777a62555b15f}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae8f45f2ac5155eed09239adace032}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0a228ec6329bb7fe3144fc746ed760}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0a228ec6329bb7fe3144fc746ed760}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0848b4198324d163f3fe65c47c37493c}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d815ee54a4e4a1eabea390538bc074d}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96505a59a693293476ab460911d49b07}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96505a59a693293476ab460911d49b07}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21bff5e11e62fb6e2fd401aa645acda0}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4ca6f5ff1553e11b49c5d4d59d2177}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2482c1dd3a40a81942d36fbc551aab4b}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2482c1dd3a40a81942d36fbc551aab4b}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc921ca625490acde916416c413ac115}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb1214184bf53b805794f0588734a94}{DMAMUX\+\_\+\+RGCFR\+\_\+\+COF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b462add4180763c4e01668a4260ebea}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b462add4180763c4e01668a4260ebea}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bff21e548722b17199668dec68acf2}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09504ddcd216f9dd23230c83bc49563}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09504ddcd216f9dd23230c83bc49563}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc675bd41bb0a76b878624663c21a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da31c13fdfe809796cd07045e8c8991}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da31c13fdfe809796cd07045e8c8991}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0782791f56d09bb8e274d769afdb3c8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ca8bbd0d41110cd7e9564d5e5dcc36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ca8bbd0d41110cd7e9564d5e5dcc36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4974072d53fc9bd190763935e60f8a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a537a7dd20ab85d40299581518c9ed}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77a537a7dd20ab85d40299581518c9ed}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0bdaec8755d6d4269dd64324ab6c07}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0f0152598cc40642f4efafa5edb31d}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0f0152598cc40642f4efafa5edb31d}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1abd80aa759bb8050a387960f7c495}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7b610f39a799b774e6d21dcda34f8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db7b610f39a799b774e6d21dcda34f8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de90819a3d912de47f4f843709d789}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e8dc498b2412fcd1d26d202363041}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e8dc498b2412fcd1d26d202363041}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77ba5dcf668a513ef5b84533e45e919}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90715bf6f63242c2567d1544678d1293}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90715bf6f63242c2567d1544678d1293}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff997b170ecbe5557cde1fd6f03fc9df}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79fbdc88062b9408087fce4413b0021}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79fbdc88062b9408087fce4413b0021}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a502af1250a5dfa7af888160e74e6f7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aff72956a096625aaf3bbb734fc943b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aff72956a096625aaf3bbb734fc943b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b34fb6c6d11203cba1e7a904cfc1868}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fd884fdcae8882ed4b168b99e3df3f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fd884fdcae8882ed4b168b99e3df3f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e16b30acaa8c4c2bb547baf3ec9b3a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0323935c8f32508513dad6ceed6e0e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b0323935c8f32508513dad6ceed6e0e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc1748eecd4bfceaa36dd1d79b94d36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcf4feb3061a446814e00f8debdeabe}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcf4feb3061a446814e00f8debdeabe}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf9a6dbd973e8e9202c1d3c3d4eb040}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c9960845715b8349dc3381aa01078a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c9960845715b8349dc3381aa01078a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53737548b255936ed026b36048a0732f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6dc897bab56600792ca94283e3aeb3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6dc897bab56600792ca94283e3aeb3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed959bca0fc5892a10e066ccd2dd7bf}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042fdebea1b7876406f032cc37d1e490}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga042fdebea1b7876406f032cc37d1e490}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209889f21ba08ebf88d6c9457beb77cf}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacde35087aad9127a0b4f161eaca86e}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacde35087aad9127a0b4f161eaca86e}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ecbb9c921eda4885e3cf81a458ab45}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30059d7d746c4d017d1b10a88143004d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30059d7d746c4d017d1b10a88143004d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213cb9c3578baa0cacf9927eed8863f9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a162a89049b223bbf9068ca05b3a03b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a162a89049b223bbf9068ca05b3a03b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255fe73433e37c6fe1615dd0098c6260}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cabbd107d34007d9ac2aa9dcf981e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cabbd107d34007d9ac2aa9dcf981e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb954d551c600e8b9e08c22c310d9e03}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d212225e0915ae0d91bae73fcd8d0af}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d212225e0915ae0d91bae73fcd8d0af}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99872e576c9227a5aae6872743d0d8c3}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a7509f26a42c07e812b118409c160b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a7509f26a42c07e812b118409c160b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7da46f6c3212ad6ac7db4b447f6ff01}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ed0721433f25c5f5057027b9e95e6b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ed0721433f25c5f5057027b9e95e6b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81471817661fc0b1b2b7d77a69c419e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c28473b2dc9e15adac89c916aed12c2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c28473b2dc9e15adac89c916aed12c2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea7326e04f8a9ab9459ba7685ed86b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1568e86a12a6cfd5d9c9f5f69b819e27}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1568e86a12a6cfd5d9c9f5f69b819e27}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff1452aaa80ba824f1c9512d153b8dc}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98a41f294b875c0cc265c544cb535f5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab98a41f294b875c0cc265c544cb535f5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77ab895851c3c41f0723b0c72bc5fab}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee21639f24959459480012cd9bad641a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee21639f24959459480012cd9bad641a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12f3c98bbbc82aaacd33e26cd2789ba}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga257f1ae311d2c2d8415481cfa9581a3a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga257f1ae311d2c2d8415481cfa9581a3a}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6ba9c06451ebc2fcba3639a6a779a0}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d99fd7f61651fa0e533c572cde03d8f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d99fd7f61651fa0e533c572cde03d8f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9accd948d854fdba6493d8e03744bb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37645a2c3788ce244e0544031c2e49e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37645a2c3788ce244e0544031c2e49e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b0f0ea270f54aa0ecd3af4023a9858}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1885f7599fc62c86b7f5e397b8c75569}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1885f7599fc62c86b7f5e397b8c75569}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef0426c67b6dafbf4aae002847ac2ce}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d23f07d962f34ac900159cce0faafe}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d23f07d962f34ac900159cce0faafe}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05b5a8cb63bf02e4134aa189fae34ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73eda7e54f80e40a0ec0fb9af1bbaa4a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73eda7e54f80e40a0ec0fb9af1bbaa4a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb19b1afc008d8d7b6ad0926acdcd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd774e8cbcba437212a13a86be11e1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59dd774e8cbcba437212a13a86be11e1}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12ac7e4e39988eab687da8f3debf40b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529a325616c7faf903af912ba0c2da3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529a325616c7faf903af912ba0c2da3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1e997989e38c8e9debdd12c145e6f0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d894a668fc4baea03f8cce61412f7d7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d894a668fc4baea03f8cce61412f7d7}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b506b5e6e42bda664de59d131df87da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e356ac4960f3af7079cd804d80d623}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e356ac4960f3af7079cd804d80d623}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3f0e59ced76a37ab7dd308f20ad14d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff962ee70ec720397fe18531a6dad4e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff962ee70ec720397fe18531a6dad4e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9df63e324e9549e08ee2a16eed32983}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2735f37abc7aca8855f87ac5c316d501}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2735f37abc7aca8855f87ac5c316d501}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3a565bf8039395ee1018fbc96b9ee2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96bb4c82db94f5090643c81d0b7be40}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96bb4c82db94f5090643c81d0b7be40}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9c2ad6d4d483c3a0477fce1df67d3e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479be9443fdc18f7f4fa2012cafada5a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga479be9443fdc18f7f4fa2012cafada5a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a5bcb04aefed10128844fa296e7a1a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ff027ca3cc1aae42e0d3e14c2b6432}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ff027ca3cc1aae42e0d3e14c2b6432}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d129999fcb4318b0df6b84438866235}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae1de813f7896ca82ae0211c0438b0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ae1de813f7896ca82ae0211c0438b0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43fa9277109423f6baed6a423916cab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f976e6ef04e1458e8798066c933a3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f976e6ef04e1458e8798066c933a3d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501ac61fc9bd206a1ed05af5034a7cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c47057c661d09bbb7ef4b4be343d9e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c47057c661d09bbb7ef4b4be343d9e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac18cc42ba779ebbad2328ba1e2f6506b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6e72365de06d3d055b9b6e3ccbfcc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6e72365de06d3d055b9b6e3ccbfcc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1b93e6892ced86e4831a4a8b170c17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7f9ddefff57267d96feced518c459d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7f9ddefff57267d96feced518c459d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46560400f33953bf74d67444f648edae}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcf92dc4edb4edaf1b4cb9208acc6e}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fdf9fcfd6ea008c81e509f202b121d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcf92dc4edb4edaf1b4cb9208acc6e}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad437dde6f7cbaece1e2a56f7fd647375}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fdf9fcfd6ea008c81e509f202b121d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09a656ce532c0e1f1d8d24a8938b91b}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382f95777688eca0da2f72f99d38fe57}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09a656ce532c0e1f1d8d24a8938b91b}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac010e9838dc7a8a23d005be6b386de49}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga382f95777688eca0da2f72f99d38fe57}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3217ee188a555a7c2e183a89e806c467}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb672d455ca17315ad6d59847cc48e2c}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3217ee188a555a7c2e183a89e806c467}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a956c7654584e2a39bf66fe142be7a4}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb672d455ca17315ad6d59847cc48e2c}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5450470fca1bb2099a5e43156245f78}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ced306ee28b2351c459726c94d3920}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5450470fca1bb2099a5e43156245f78}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7e013fa28db987dccb5998d475a286}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96ced306ee28b2351c459726c94d3920}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba73a5e303299c488112992aa2e3fa7f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564cbc829699c71956a6478608f0c07}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba73a5e303299c488112992aa2e3fa7f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga242609576712a78491b831ecd759308d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564cbc829699c71956a6478608f0c07}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f677673edef151b0292c5f8820606b}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd756555a5cd07770d3aabcd9ef52ff}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f677673edef151b0292c5f8820606b}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342bce1a29a892ef348b612f36fa20cb}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd756555a5cd07770d3aabcd9ef52ff}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa456cfadc37b718b536271388d4009}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece61534d0c06eb25cc8f7253936bbba}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aa456cfadc37b718b536271388d4009}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf887c7a4d6dbf05bb855f3ed8645d3bb}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece61534d0c06eb25cc8f7253936bbba}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacefb7fb91a8665281e91fd186fca2c06}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded344e878bef8437cc23c3be83f11a4}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacefb7fb91a8665281e91fd186fca2c06}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b742383cbe93eebc6e6e5f3bad04c91}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded344e878bef8437cc23c3be83f11a4}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d7d418a421bba49d881689cd6af4d7}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76879909a65cd4bd57e26dfa93dfc791}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d7d418a421bba49d881689cd6af4d7}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga418d7d5400d406317592477ecc116641}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76879909a65cd4bd57e26dfa93dfc791}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7b7376c3aa2604b19ce2d2cc911a61}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbddd59362f1a0ead66ce07c1672436d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7b7376c3aa2604b19ce2d2cc911a61}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1598c6622d27fa86437db5d4e02225de}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbddd59362f1a0ead66ce07c1672436d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga312649ad211256c010a9421b48dc49db}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409be83dbdd723105997179aa2dddce0}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga312649ad211256c010a9421b48dc49db}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c78510309887c49946dd90c6cfe8118}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409be83dbdd723105997179aa2dddce0}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7380196d1a7780958a5fb8db8ec8d98f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8253f07e0893e2513df471bd277f38d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7380196d1a7780958a5fb8db8ec8d98f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e25991eb42aa29472479e470bab80d2}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8253f07e0893e2513df471bd277f38d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c72cb4bd1e2e5e6878088b006968dc}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8936bbd57302310f70533a58853e952d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c72cb4bd1e2e5e6878088b006968dc}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532063146d6b2bbfa2970ecf0951b712}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8936bbd57302310f70533a58853e952d}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319591e761b9f8ef2796c31648f9ef2a}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56db0d2b97fe3c3ad9a8f8513414a8f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319591e761b9f8ef2796c31648f9ef2a}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2eed7e80f17a1ceacf7c62f4c131baa}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56db0d2b97fe3c3ad9a8f8513414a8f}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e07f778e4f4a18a25a920de76508ef}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bca9695693c756e47f190474636757}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e07f778e4f4a18a25a920de76508ef}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c451fb2c6d12d3b06415818b76b481}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bca9695693c756e47f190474636757}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c46cd19d00fb7c6c3e5b8ef690cefd}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73719c2e77afa83c54257ada925ba73}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c46cd19d00fb7c6c3e5b8ef690cefd}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9edb14c4924ca5fb8dd9877918ce59}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73719c2e77afa83c54257ada925ba73}{EXTI\+\_\+\+RPR1\+\_\+\+RPIF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563b3c951b98a2c0817d32e45f2aae3f}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436359917f773966a7038554d96eb07e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563b3c951b98a2c0817d32e45f2aae3f}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9a8af4cb819e60a1bcf94df19eab27}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436359917f773966a7038554d96eb07e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ee8e22a96998f2e794ebb0ab579e00}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41d43f966a9e61704e8bcfebacae8dc}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ee8e22a96998f2e794ebb0ab579e00}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa82d746fd9cf63c84f76b7045a7254}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41d43f966a9e61704e8bcfebacae8dc}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690305a3784052e3fdb9ff583a081486}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77caa667771db6ebfdefbf5be00c414e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690305a3784052e3fdb9ff583a081486}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866737973897c730385dd4b6eca4b0f8}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77caa667771db6ebfdefbf5be00c414e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d13ef8ed641d4800f018b9cd21319a9}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf900fa9074e869f32d99a34c2ae55176}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d13ef8ed641d4800f018b9cd21319a9}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fdf8d6b23a73f5988c22aeab40cf7f}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf900fa9074e869f32d99a34c2ae55176}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0398d9092eccf99d8fef711474f43fee}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8165f9ba7c6dbb40518f8f38b4255ab}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0398d9092eccf99d8fef711474f43fee}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f09b5a34db3719e6554e273d13c63c7}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8165f9ba7c6dbb40518f8f38b4255ab}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3ecf521fe1f32abd30eb49264fc24e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac78e5342ae160d22280535a333c2b2}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3ecf521fe1f32abd30eb49264fc24e}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e01746b15b497b61436a768e6d3e6e0}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac78e5342ae160d22280535a333c2b2}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2dbb84d56ee53afb4c68cce9032de3}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be9696e4c654405c3be01ef357976ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2dbb84d56ee53afb4c68cce9032de3}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4235f5069f620ac2f3b460948eee56}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be9696e4c654405c3be01ef357976ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08d4aefb78766812f8d529245cf0021}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3f1c12f1df574bf7b0555bcc726a2f}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08d4aefb78766812f8d529245cf0021}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647b0a7a66c4294f61be97417dc8342c}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb3f1c12f1df574bf7b0555bcc726a2f}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803913956ea76d294942dcbcd28da0d}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eeb094d7bf3f3fac08e24283ffa0a5a}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803913956ea76d294942dcbcd28da0d}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga390e885e34a341d233b9ef1ec769da16}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eeb094d7bf3f3fac08e24283ffa0a5a}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad92063625ca62376c24d42760eeb39ab}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7da8e6d6626e3c7de132d0f0f8e17b4}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad92063625ca62376c24d42760eeb39ab}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051c5e39432a78c2c86f4062284f75c4}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7da8e6d6626e3c7de132d0f0f8e17b4}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7004fd6a32182b28e05ff309f57b57}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87209627af843b0350afcd2a0dd932a8}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7004fd6a32182b28e05ff309f57b57}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e4d2ccbb0316eabfb6868107c6054c}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87209627af843b0350afcd2a0dd932a8}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3239ad004627d791398e441099a52c}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf744ed4f4cfbc1ae3a5fc548f96154ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3239ad004627d791398e441099a52c}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764835ddb427760ad7648ed4f6868af6}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf744ed4f4cfbc1ae3a5fc548f96154ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06a6a8192e219138aace9580f0a6655}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82c490094c63579eb77d5ffa4df1683}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06a6a8192e219138aace9580f0a6655}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c7838e6ee3add81f67dd0ecd0878e9}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82c490094c63579eb77d5ffa4df1683}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae214f572641e2750afa313f4742997cc}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcffc17b272d579ee44304b8f691eb8}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae214f572641e2750afa313f4742997cc}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e74078a8c9258fcad411a1d85c4d51}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcffc17b272d579ee44304b8f691eb8}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975f6e028d258005038f0586196e8684}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0df7f1560231f30e527d9cdda6aa1ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975f6e028d258005038f0586196e8684}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac000f98065c850e5ec607462eed99501}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0df7f1560231f30e527d9cdda6aa1ba}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb84363608f5aba57398e290bd98bb5}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff112e566c5ee15ddb8c534fb126d7}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb84363608f5aba57398e290bd98bb5}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8416316c5545e8d7672bd9e8fc2b64f5}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff112e566c5ee15ddb8c534fb126d7}{EXTI\+\_\+\+FPR1\+\_\+\+FPIF15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e87548e6e6fe9fc6f5e2108af8b4f6}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c566706a0c35810d95f9c565f9c06e}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e87548e6e6fe9fc6f5e2108af8b4f6}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc00bcbac5315cdbb1b71f519accae4}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c566706a0c35810d95f9c565f9c06e}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae32bef83e4c7e8a82876bd8f11eaa656}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e87548e6e6fe9fc6f5e2108af8b4f6}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6184e9706e8d8806dd1fbffac7f77b4b}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e87548e6e6fe9fc6f5e2108af8b4f6}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62a0037bc6828867f55aaf06faf9adf}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e87548e6e6fe9fc6f5e2108af8b4f6}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b61921bebaafcfb353386236bb6ed}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613ffb46f19ab8f00f1957c02439e6b3}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b61921bebaafcfb353386236bb6ed}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac113249211903312a9e7d6759d1d64ba}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613ffb46f19ab8f00f1957c02439e6b3}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4315aeda2df3c5006e02a48c2f7651d}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b61921bebaafcfb353386236bb6ed}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0787dd46f67667332758996844bd14a0}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b61921bebaafcfb353386236bb6ed}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065ac0b0b6e7d4d54e3ae6fbd0801515}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8b61921bebaafcfb353386236bb6ed}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cae35c77c4f923a2d3a1a2773cf69c}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1adcbb8487544b68da3ff892b94530b}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cae35c77c4f923a2d3a1a2773cf69c}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc2c3ec542738fb981f057d5e97868e}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1adcbb8487544b68da3ff892b94530b}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f96f62e1bd3ac6a8ec7971f63ee92f}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cae35c77c4f923a2d3a1a2773cf69c}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd46a4073ade8be5bbccfee98f3e7972}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cae35c77c4f923a2d3a1a2773cf69c}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab0d9672c5f1aba1db66e943d3e53e92}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cae35c77c4f923a2d3a1a2773cf69c}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f484eb50512e7954d0495248ff06bb}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c03f1d7d82308877006a05bf3d58e38}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f484eb50512e7954d0495248ff06bb}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8e89365af9e0b3e182c8ed5ccd9ff13}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c03f1d7d82308877006a05bf3d58e38}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24176d5f57f9f94337d2861135d6e13f}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f484eb50512e7954d0495248ff06bb}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9da82a2bb9d08f3930d59f067fb791}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f484eb50512e7954d0495248ff06bb}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32141df058e36d416677fd5323ec37d5}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5f484eb50512e7954d0495248ff06bb}{EXTI\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b985eeae379020481ac2fe5e8add55}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b05093b12e7e652545476d8ee6222e1}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b985eeae379020481ac2fe5e8add55}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6d430db949ca2c1cf0213728290260}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b05093b12e7e652545476d8ee6222e1}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb772c0fcda0c292add276670672755f}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b985eeae379020481ac2fe5e8add55}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab56985b053bc2a0fdb4597679c3202d9}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b985eeae379020481ac2fe5e8add55}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44b2694f5a618b9fa80c227b9fa76e5}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b985eeae379020481ac2fe5e8add55}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae133e0ee342fb0fe99f9aa11b160dd90}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c75cfcf84092628738516be2bac343}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae133e0ee342fb0fe99f9aa11b160dd90}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb7349eb40515ba1b2abe960f9692231}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c75cfcf84092628738516be2bac343}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706686626afbfe32c9fc73a8673f2c95}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae133e0ee342fb0fe99f9aa11b160dd90}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e45e332a55ed767f9a45ff6bef1c6d7}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae133e0ee342fb0fe99f9aa11b160dd90}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3803fc74e97a033bcd110e9c2b42e3c1}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae133e0ee342fb0fe99f9aa11b160dd90}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45030b73bd0a8b493d35baf0823e4a94}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga810db1031244bc0282762f9910ed1065}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45030b73bd0a8b493d35baf0823e4a94}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c464fd82e9509d582af0d61293f025f}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga810db1031244bc0282762f9910ed1065}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ccbea38710c0297e52fdbd6fc1379b2}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45030b73bd0a8b493d35baf0823e4a94}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93332230efa7efa6603ab7e04c17829b}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45030b73bd0a8b493d35baf0823e4a94}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afe8167adb73ba5d8ac54e14fb92f9a}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45030b73bd0a8b493d35baf0823e4a94}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44455d7c3f42ca3ad8c692e17ded622}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddabf13715c35210be295211a8e901}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44455d7c3f42ca3ad8c692e17ded622}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0130419767d880552f6a1bf265b35b9}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddabf13715c35210be295211a8e901}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a5e33ab37f4966d694319e5ba4fcf7}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44455d7c3f42ca3ad8c692e17ded622}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd4092614f432ca34b2f11b472a57876}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44455d7c3f42ca3ad8c692e17ded622}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812601a54a8d9d411da5d701cf2e5dbf}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44455d7c3f42ca3ad8c692e17ded622}{EXTI\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee32c272abcaa293f6af32b3c9843482}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f60d23518680704c153d43fa80a78f0}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee32c272abcaa293f6af32b3c9843482}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b57b8c49d97e6b8a532f8551ea57f13}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f60d23518680704c153d43fa80a78f0}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c9e649d971c230db46b6266133039}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee32c272abcaa293f6af32b3c9843482}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39204859171b09f61fd24a5c25501437}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee32c272abcaa293f6af32b3c9843482}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d180bf82cf7c05b24d2da00bd1dccd4}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee32c272abcaa293f6af32b3c9843482}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e29502d0b9ec0237685d8b4799ae0f}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20841659523d4bd3f764bac8863b3aa8}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e29502d0b9ec0237685d8b4799ae0f}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad891d5185e03224e488bddeb7b831c}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20841659523d4bd3f764bac8863b3aa8}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6faa861b0f9c05fc9e03810cb9748f7}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e29502d0b9ec0237685d8b4799ae0f}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb890001c741e3b6f1b56dece87f67d}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e29502d0b9ec0237685d8b4799ae0f}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d965332c729aaa618eff48d180c164d}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4e29502d0b9ec0237685d8b4799ae0f}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6916af922cb7e1d4103b340319cc9ce6}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653a6fdc790143fe7f39223ff2ebcf8a}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6916af922cb7e1d4103b340319cc9ce6}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce9b21561de252fec8a3b0795aae88e}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653a6fdc790143fe7f39223ff2ebcf8a}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090ad2c0d42efecacafc8465b8b4b4f2}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6916af922cb7e1d4103b340319cc9ce6}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96074d05d92f650d37473338c1501f98}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6916af922cb7e1d4103b340319cc9ce6}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa949894f300c9030249504777f84d4f2}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6916af922cb7e1d4103b340319cc9ce6}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78397e17ad65eae069b063dbb6669846}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818b9b74a4bc0cb6cb5a27149a707e1e}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78397e17ad65eae069b063dbb6669846}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec47ee95d87a737102af36d8fd513a}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818b9b74a4bc0cb6cb5a27149a707e1e}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2558afb994d9211ea4ed7a744a8b358d}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78397e17ad65eae069b063dbb6669846}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe27349569cf07f51438687ffe38fe3}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78397e17ad65eae069b063dbb6669846}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf8ef11bb4a4f4f988358ef2a814d76}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78397e17ad65eae069b063dbb6669846}{EXTI\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813658946a3df29a6b7e5c1e25f2d06d}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee5c33b21ae20cb21bd1c6513832cfd}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813658946a3df29a6b7e5c1e25f2d06d}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb63f52155b20e6857349245efa5cdb}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee5c33b21ae20cb21bd1c6513832cfd}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8370213ac49bc2f405cddcbe2f4e7ce}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813658946a3df29a6b7e5c1e25f2d06d}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa668f8d2216933a743a637f71474d0ec}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813658946a3df29a6b7e5c1e25f2d06d}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7ac79331d7341f90aafb0ab02f38a3}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813658946a3df29a6b7e5c1e25f2d06d}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef7215932ef9a04a1a55b9c1e252e34}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d32246f1906750ab274cc8a14771105}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef7215932ef9a04a1a55b9c1e252e34}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b9223b0040961d1e97ab5d927b1552}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d32246f1906750ab274cc8a14771105}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3052fa31303a418c1e34e5382d9594}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef7215932ef9a04a1a55b9c1e252e34}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152682a3f1e9078f42946474d5801501}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef7215932ef9a04a1a55b9c1e252e34}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94281c70bbcee8dd2ae27c05676f9b9f}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef7215932ef9a04a1a55b9c1e252e34}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e67bfa6ff81eb7b5770e503510bca6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae54b71387f43f997f65848cec00c9c}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e67bfa6ff81eb7b5770e503510bca6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e964092cc9fa455a9e22eb85c8c15}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae54b71387f43f997f65848cec00c9c}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a3eb801428e412ac76d762b66d3b3f}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e67bfa6ff81eb7b5770e503510bca6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9410e1d84bb6d667b05d5241fa0afa6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e67bfa6ff81eb7b5770e503510bca6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffc4e0f3482754e081a3e54ab935dce}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e67bfa6ff81eb7b5770e503510bca6}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14ec1dc2b0b29cd591f87cd02eb0764}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6735b2e16940fdfda8b174614b0c2f}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14ec1dc2b0b29cd591f87cd02eb0764}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f13acb72f856dffa2b11af22ffc6566}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6735b2e16940fdfda8b174614b0c2f}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf77ff536faf68632904df217670b982f}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14ec1dc2b0b29cd591f87cd02eb0764}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac578b343967ff0bced8fa231f98be00a}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14ec1dc2b0b29cd591f87cd02eb0764}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f16b4586b12a56afc82f986685ddb94}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14ec1dc2b0b29cd591f87cd02eb0764}{EXTI\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671c8c0c00399207b70a1efc8c62a8a8}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671c8c0c00399207b70a1efc8c62a8a8}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{EXTI\+\_\+\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbd11e155480aeb0ce2fec7569626cc}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbd11e155480aeb0ce2fec7569626cc}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c919c599a076c075513d73401b03c28}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c919c599a076c075513d73401b03c28}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb98616b792bfc0c7b298129a6a3673}{EXTI\+\_\+\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393298c43ddd64996cf5d25d824dd81b}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393298c43ddd64996cf5d25d824dd81b}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{EXTI\+\_\+\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b45b0939175299b6c1b5f44be44a24a}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b45b0939175299b6c1b5f44be44a24a}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a37b70f0864c9f66856da5cf66d245}{EXTI\+\_\+\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921ecae350e236e667c90e43c2c33f84}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921ecae350e236e667c90e43c2c33f84}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26c5e58b2239d0868c92046dc0e05f1}{EXTI\+\_\+\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119e5c4b29e239bf82cea0f2dc8f42d2}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119e5c4b29e239bf82cea0f2dc8f42d2}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b985aee183566ac4ed97eda517234dd}{EXTI\+\_\+\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0379673284a1c66cfbdb7a6c62021f26}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0379673284a1c66cfbdb7a6c62021f26}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28e642123c5651492ece188bced09b}{EXTI\+\_\+\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fd2a61cf772a7f793f371c7eee11b}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fd2a61cf772a7f793f371c7eee11b}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaded3e1e03ee9568073fe43e55b2da0}{EXTI\+\_\+\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb637bb49a9c82073440cb9980b74d00}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb637bb49a9c82073440cb9980b74d00}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18193265978bd173dedfb912e2e5c1d}{EXTI\+\_\+\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed9a0e6c0c59b9e29b57b2d89d6488}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed9a0e6c0c59b9e29b57b2d89d6488}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8153cb7b84f435c263bdbb4c9f1602e}{EXTI\+\_\+\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39742f95325bf74638906b7efb156c9}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39742f95325bf74638906b7efb156c9}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db66607c1039a11a8e49393d7093697}{EXTI\+\_\+\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706fa77f4d6b18eec622928ee10e92f9}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706fa77f4d6b18eec622928ee10e92f9}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafb7b965518887a3e3098c12f73c3c7}{EXTI\+\_\+\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d59e203edbf057f2902392b17f4813d}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d59e203edbf057f2902392b17f4813d}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4962c2025662416f8dfd486f294dfd7e}{EXTI\+\_\+\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0893b14f754043eccfa17cb25c8c8f5}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0893b14f754043eccfa17cb25c8c8f5}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1563fa3b791a788e15ae48c8408d3f06}{EXTI\+\_\+\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c29a888c7d5f860a18dbac2cd4eeda}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c29a888c7d5f860a18dbac2cd4eeda}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89e1052116258842b0cc0935d72fc6}{EXTI\+\_\+\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed1476b3f1d2fefbcda13efb4a4bfbe}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ed1476b3f1d2fefbcda13efb4a4bfbe}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c5dce173af30ddd8836b8000373ab8}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c5dce173af30ddd8836b8000373ab8}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcc1164a7c9628817e0be18db178a2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b30caffc8ec7047f18456fdeceda5a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b30caffc8ec7047f18456fdeceda5a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{EXTI\+\_\+\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734d6ae0de0d65bc1243614985c63fb4}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734d6ae0de0d65bc1243614985c63fb4}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad02bd55120cd25badd4cb3785b152f}{EXTI\+\_\+\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a04521e6853d9de0273912699c2d7fa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a04521e6853d9de0273912699c2d7fa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae587966adfea396ebe0b1ef5e1f683f4}{EXTI\+\_\+\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287b717474bb8b050e413750fe468ccb}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}~(0x82\+A8\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287b717474bb8b050e413750fe468ccb}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdcb30cc5bf0a600f5894f84012202c}{EXTI\+\_\+\+IMR1\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37880a4049c51d17e5259a41c6c01bc0}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37880a4049c51d17e5259a41c6c01bc0}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afd48d09cfb87d68809c58a95472fb6}{EXTI\+\_\+\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f7d9975dbad33ad26c3258fdac004b}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04f7d9975dbad33ad26c3258fdac004b}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06a6a531ec53ff20dde0456ca5c638c}{EXTI\+\_\+\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc885252b14aa2a38b46339e4c47b7e}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc885252b14aa2a38b46339e4c47b7e}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7253dc04390084158db4ac4cf55aa0}{EXTI\+\_\+\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0937aa2030d0dbab175e877c62f4113b}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0937aa2030d0dbab175e877c62f4113b}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05bbdaa2b221154fd847f5d857a17080}{EXTI\+\_\+\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48bcd796f115f6ca56b1bf811d01ec87}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48bcd796f115f6ca56b1bf811d01ec87}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46368343defa0387fb67a748eae20dfb}{EXTI\+\_\+\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6ccb9da460754343959e8554b9f17f}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6ccb9da460754343959e8554b9f17f}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71acf82905a434d12cb76dc2338ace66}{EXTI\+\_\+\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa157fa69d55169c1d0413015046aa8e2}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa157fa69d55169c1d0413015046aa8e2}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b1a2278ad2235095804912fb1a45b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed6e5bcc0befb03e1af90068fffcd42}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed6e5bcc0befb03e1af90068fffcd42}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352600168d2da5960124d01fc404f15d}{EXTI\+\_\+\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961082a9f108bfde0a5d0738f9ba9dca}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961082a9f108bfde0a5d0738f9ba9dca}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d7e479303396cc59c0f5e46a3ec205}{EXTI\+\_\+\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b5f7d9d1ef92014a1bfd666db726ca}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b5f7d9d1ef92014a1bfd666db726ca}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bf4417d17ee6dbe04fd23746281014}{EXTI\+\_\+\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2564e9d6e468e17f1e12b32c33a2cf0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2564e9d6e468e17f1e12b32c33a2cf0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7bfe67d1747aa934a035766d75b3c9}{EXTI\+\_\+\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123b291eb4bdefc75fe3e8867e7f103c}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123b291eb4bdefc75fe3e8867e7f103c}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fe632805ed87a13ceead43312a3f47}{EXTI\+\_\+\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861387326c6db78de356104b36f8ed0b}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861387326c6db78de356104b36f8ed0b}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d7d8f172638887e1cbe8b45675ac6a}{EXTI\+\_\+\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a24d7c75b589933296a145f5080879d}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a24d7c75b589933296a145f5080879d}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e767c6892865a0ec12b89b254a8bc3}{EXTI\+\_\+\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b085fa2b7edd97e2d2cd0c17b290da}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b085fa2b7edd97e2d2cd0c17b290da}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcd183fae91af4abc18351112a4708d}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcd183fae91af4abc18351112a4708d}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590b66e93724f03d4d07ab1ae3842934}{EXTI\+\_\+\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ecce1d669209a32557f0ffcc523e90d}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ecce1d669209a32557f0ffcc523e90d}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315bd5207cd3292266d1218fa39b9bf5}{EXTI\+\_\+\+EMR1\+\_\+\+EM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a2c22ffb9ac88094f0555aa222089c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a2c22ffb9ac88094f0555aa222089c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f4e00086202963c7c1bf226efaea1c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d38611feaf51ff647c7a24a6862aa1}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d38611feaf51ff647c7a24a6862aa1}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7806f42e02a5a2abcde24acc024c8e96}{EXTI\+\_\+\+EMR1\+\_\+\+EM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ecf7d528fde777d51699c1a6657117}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ecf7d528fde777d51699c1a6657117}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7216555b4148f5c5ae1654ee697b6f6}{EXTI\+\_\+\+EMR1\+\_\+\+EM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759652f07fac36e197b8f39217f3b5d0}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759652f07fac36e197b8f39217f3b5d0}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a031566208f2eb94309d82a80a38541}{EXTI\+\_\+\+EMR1\+\_\+\+EM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b5089d0c86db787ebef496c9057918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27f57311268ed1ad0ddb1a207ce9a4}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1b922e6400999bfabcde78d1c6f59b}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2045375967b3774ee2a00f3f3de10ad}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{FLASH\+\_\+\+ACR\+\_\+\+ICEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8676f7e028638743d0097921be11e5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679595fdc3891d4c3586008dce78afff}{FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b8128c1e5f40638380676261fbc4}{FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679595fdc3891d4c3586008dce78afff}{FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0861a1fd81c8dcb1a71559e45aa230ad}{FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad219b8128c1e5f40638380676261fbc4}{FLASH\+\_\+\+ACR\+\_\+\+PROGEMPTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2013e875c4c210b820e502feea6c9fb1}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66326a667d2cae284b5cfcc54074c286}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572ae889294e816eb130362cdb6193b2}{FLASH\+\_\+\+SR\+\_\+\+OPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68991e09c74ca049836a7a082941b46d}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68991e09c74ca049836a7a082941b46d}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94268613a9ded4f23d2f2ddfdcd64e52}{FLASH\+\_\+\+SR\+\_\+\+PROGERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace591108151f52fd0f18273c00403b80}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e91ef00a66f31c28b41f990b0a5b57f}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{FLASH\+\_\+\+SR\+\_\+\+PGAERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7a92c0d6e0133bf9225a7c57464ff5}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7a92c0d6e0133bf9225a7c57464ff5}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d3e511fc0a438812ae9bb44e93e387}{FLASH\+\_\+\+SR\+\_\+\+SIZERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa714dc154587b83701170e6795646f36}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{FLASH\+\_\+\+SR\+\_\+\+PGSERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db50373d858ad6e39867358ad433133}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4db50373d858ad6e39867358ad433133}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb8f37b970a127db71bb4409ff276629}{FLASH\+\_\+\+SR\+\_\+\+MISERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169b636b4513c45bc86f1b5b6062cdf2}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169b636b4513c45bc86f1b5b6062cdf2}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c0ca5e45806c2b63b22b9d94f589b3}{FLASH\+\_\+\+SR\+\_\+\+FASTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a832133d2e3a66409e463eeed484}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a832133d2e3a66409e463eeed484}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4f055b363ae642d291d73a68eb787d}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937ce79570b3d6ecb062c4695d56e357}{FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d122e291a534e34c3f93cd0034723d}{FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga937ce79570b3d6ecb062c4695d56e357}{FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ca523d207e38373a4c2c0a6a229a56}{FLASH\+\_\+\+SR\+\_\+\+BSY1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d122e291a534e34c3f93cd0034723d}{FLASH\+\_\+\+SR\+\_\+\+BSY1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7df59c2bd3f5d68decf1fbb88d2a65d}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959c32ff4116216757e93ea2760466ad}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7df59c2bd3f5d68decf1fbb88d2a65d}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0affdd373e88f8af29b7a004c0224d1}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga959c32ff4116216757e93ea2760466ad}{FLASH\+\_\+\+SR\+\_\+\+CFGBSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5addaa1ee5049b0c99023d91dd4a70}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae43572c697cddd88e48b945828c526}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae43572c697cddd88e48b945828c526}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad845355ade49d56cf70ad0ff09595a23}{FLASH\+\_\+\+CR\+\_\+\+PER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e36d63de9681d3a5df10c963a20ad8}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2e36d63de9681d3a5df10c963a20ad8}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035fdd19649827a4231d9e718fff67be}{FLASH\+\_\+\+CR\+\_\+\+MER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7104fdc5d81ed68d2f4d80b2217a12}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7104fdc5d81ed68d2f4d80b2217a12}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ffeae3a2b74fe82a637d22b904c193}{FLASH\+\_\+\+CR\+\_\+\+PNB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7925df36a4d15838d8cb457f671e7532}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcf0f47c9aadf67131a0b7bffbff64a}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcf0f47c9aadf67131a0b7bffbff64a}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18a9eedbfec08065066d34e0124fb20}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa6dc4fdedf7e85eb99e8d32ecd0104}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa6dc4fdedf7e85eb99e8d32ecd0104}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612c895365dc78ab2b7d17584f435e9d}{FLASH\+\_\+\+CR\+\_\+\+FSTPG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e162a7fa45cb85ba0df0942a2519478}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab075c4eeff509cfe0f34040c29edfb05}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930897cecdaa9dbef8c640b84acbd8c2}{FLASH\+\_\+\+CR\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8231d4e01a380967de158db5eccbcb2c}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8231d4e01a380967de158db5eccbcb2c}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39d20c1cf47080881d5c054146e8863}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286cfb7f2be2593c768e7dfd50b0c965}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286cfb7f2be2593c768e7dfd50b0c965}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d6b8d395266a214a18813f7d30ce56}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74509adc6db3db66803966b25423cae}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406f0ce6e1caa80033a43c659338d69f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406f0ce6e1caa80033a43c659338d69f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f22f7b7af3b8723095a60666ba536e1}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ce8ba189c1731611f7fe6ded4c422}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ce8ba189c1731611f7fe6ded4c422}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d811d62f6d66af5d70f2005581e212}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f5d8ded8f1cfb89a4c023e516479b0}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb50b1423709eb924843459dc52e074}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f5d8ded8f1cfb89a4c023e516479b0}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc3ca02254723dd6add8656926983adc}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb50b1423709eb924843459dc52e074}{FLASH\+\_\+\+ECCR\+\_\+\+ECCCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8c599defb92b97d3b22ad4d92d7dde}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8c599defb92b97d3b22ad4d92d7dde}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40cab0c6a65c9922df7b4f62d844dfd8}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aef3ce67e593729a6d587d8ac71bacd}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aef3ce67e593729a6d587d8ac71bacd}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cd3feaaefc97caa91a79019ee68aaf}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a8c118a435dad9d517da9f3f2f43b6}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a8c118a435dad9d517da9f3f2f43b6}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c63f5377cbfd3947a49a86a4590534}{FLASH\+\_\+\+OPTR\+\_\+\+RDP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ee79551163b624fef36ade9d54a3ca}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ee79551163b624fef36ade9d54a3ca}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1d7d6e7eff66678a365e41d8bfa0a}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb42e1f235b48117e0097d794a810fa9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb42e1f235b48117e0097d794a810fa9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcdd563c7e71e0783c4ebd4a1d55187f}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a82d7e1eaeb73157f1ee5803a866d1}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a82d7e1eaeb73157f1ee5803a866d1}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c393c989958d4839a5085f93e9611dd}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85b7a5ee28f5eafe67b1df6869567be}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85b7a5ee28f5eafe67b1df6869567be}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7e18ae68b0e19a4ebb84c208e5ef18}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f692bec37d8d549bd393d54eadf24b9}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f692bec37d8d549bd393d54eadf24b9}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f51efadbac7ced5adc340325575386}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b10b1ae37f247aa3c49249c7752a45}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b10b1ae37f247aa3c49249c7752a45}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6293710a5145793a40d4ad7cd6071141}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b32ab7dead020bc49ce7a1348f7fd2f}{FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62157b059f62a1d5d719cf436f18bf3e}{FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b32ab7dead020bc49ce7a1348f7fd2f}{FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159c3706d66851e73d8341929b0cfeac}{FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62157b059f62a1d5d719cf436f18bf3e}{FLASH\+\_\+\+OPTR\+\_\+\+RAM\+\_\+\+PARITY\+\_\+\+CHECK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf22749d336d6c731342519a3bf16e3a}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719316aead161dc26623a282efe9522c}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf22749d336d6c731342519a3bf16e3a}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54def787c57fe57ed3fdb917817b2e81}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719316aead161dc26623a282efe9522c}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919fa31243267560270308e233a73ca5}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919fa31243267560270308e233a73ca5}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf943c30e99bf56e7949aecd3c9771d2}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c13291f5cf1e36535f1a8cf9b766d87}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c13291f5cf1e36535f1a8cf9b766d87}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82520452ad7060939806e9f962891d8}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72274975956b76344041eec180b81a7}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53fdf833646877da9d332249ed49da4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53fdf833646877da9d332249ed49da4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a291b58da1227fe829bece94e7fde5c}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef6e7d7459fa195b76937f43c455cca}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef6e7d7459fa195b76937f43c455cca}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db176c75c7b7e274c9a50082fd87c42}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067c3f08c22639e884e3bf634f29ec9}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1067c3f08c22639e884e3bf634f29ec9}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12398bf262d8bdb94c0d9e024f749c0}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc8de976331655347b49159f9c46ec7}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc8de976331655347b49159f9c46ec7}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e134571f5ceef7888d88a7ee950df9e}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabad45500839e6f801c64ee9474e4da33}{GPIO\+\_\+\+MODER\+\_\+\+MODE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f3903d8ae31585af4d8e0a4a980a53f}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d7c80c5afbf9bf5aada55d91d59ecb}{GPIO\+\_\+\+MODER\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd114563c35dd9bc117884af80acda8}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90970df916fe323664322ecbe516993d}{GPIO\+\_\+\+MODER\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6405d97990f322ac711f5d50d69c41f}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9062e2f2d10271c05e5f963be522db96}{GPIO\+\_\+\+MODER\+\_\+\+MODE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3d6572d265c72f92e2005c141202422}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11faa17747d422f5d88ced879e09bb6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14bbd003834724332b11c3a33eba1a6}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40ba8ed0964516f512bb55a7783425}{GPIO\+\_\+\+MODER\+\_\+\+MODE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db08d5515fb6203ea8c2cf83d5ccd9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b263a1b49cc5db86e5e6fe5d0d59c}{GPIO\+\_\+\+MODER\+\_\+\+MODE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1605f3cdb581e59663fd9fb0bab17d74}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff70c209574ca7023aa0a853a341e2b}{GPIO\+\_\+\+MODER\+\_\+\+MODE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7bb459725ad9a92adb58341f64c5db}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7027e90da284883872b827f78fbc26}{GPIO\+\_\+\+MODER\+\_\+\+MODE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962ec8cd96b449ed7cc142b491db4e0c}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81e4a6121d0fe0ee5bc3fbe0f245572}{GPIO\+\_\+\+MODER\+\_\+\+MODE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1093b1b58d8a8b51f204fc78239cbbb0}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10461308203bd8e510c3205e6a499c20}{GPIO\+\_\+\+MODER\+\_\+\+MODE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034f78f504f81a1ed9a3d457792f4197}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d968b108aa28b20cd40a7746004d2c}{GPIO\+\_\+\+MODER\+\_\+\+MODE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c361d8935e5c043775a1dbf77b4530}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac09cecc889ead7bc7a079d4889da0578}{GPIO\+\_\+\+MODER\+\_\+\+MODE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8967fa759f57e187e4b87b9723a12e05}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38e8e70d58b97d462d45e6e116115be}{GPIO\+\_\+\+MODER\+\_\+\+MODE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4895814d5aa1829b1abfbd2d4df8b66}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e67512a90147ccad6991e5b16821811}{GPIO\+\_\+\+MODER\+\_\+\+MODE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab23c1a3d555305265fe00c4a2f25d705}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8027405e42e74b5065861c067e0b9f77}{GPIO\+\_\+\+MODER\+\_\+\+MODE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040b83bff88d237d447bfe658913f2e7}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d59a7c3218b146d61516cabb81588d1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aebd85688999595239036bd63eac4a3}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592defc7541ea5c2463d0a5c9566a337}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2e6db60417e319c9a8de701ab4d93d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a3f4f3a5a9a13e74861ada55fe8373}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478c1782217eec4b8d09fcc930a55c1}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad678ac2b9b55a718f1e81237ee4a5b30}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbd557435c2173e390b534cc6a893b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9104ccbb9f57282217df7a4af2fa149}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd72ae7a6ef61cb01d7b31e7ac3f02f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd8be7000a751ac97b432e6f8febcd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa602db904a1c4ac0bfe2f57e044f03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5673f4acd1ca97723538455ce2ad8fa5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872f2008be45e90a2663c31f5e3858ee}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5567f31bc7165b0a55e42a392306faf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac22a8999bf349459af4bd58fe319d03}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df4811f95aae5d25c63d1e6645914e4}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b89d7c4cc8986895b4e4cbc8455f912}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a517c02253d8081d006ba12b939ddb7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53d4f666ee3410123ab941ee29fc886}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae2d866e0737d3b40919d877a321dbe}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc9516ce236e7d3429066b16a7dfa9a}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72764b8f1eaca4407ddce7f3313d045d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d842d0b79b54cd990a819197a0ecc6f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cbdcf0cf8146de12cb5ff36c6cbdc35}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab821f1edc7c879a34e51d85be89927}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fc93b49714517d14b95c51496f4dde}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f78f6726211e6183ec7fcd3a40d2a8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed656d73e74d6e4dc451d61cdd4529f9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1323319e1db0678046b6f77c45bfee8b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5efa1dc79a92b77579d2fd7fe2612c1b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c309a7ab680e01fcb7d001ea0a98c70}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d567c6d24df0adb6402498fd5eb582}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129f816361ac723f130c2757ab606de2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8996628496af3a04fb060e7be6b4af6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253e839d2f456baf264cc3639876b25}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3e1150ff05598e93fdee8dd68936e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5a8e431eddf53ff110e3cabcf84a9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a77f985b46c258894f35dd089b0d20}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5205a128da01cee0bf8911e6deeba3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7462b3a8eac83a6190a9d4ed94733}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8965c0a99fbe9052bf008a4da714b84b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a76e505a04bac8df5b801bc759d9cf}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dbca74e2ddaa85108e7326cd681c345}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220c76017b851a0861252cdc19e5ad8e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2559ea5b8212d7799d95c5a67593826}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada868726c50880ee3f5e3cf35bf7be07}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1d68c48b823f2ddcbc19f9472b71e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fc91b25c5e9b44cb2c5281e430b530}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752447edb6283f5ab3639ea160311702}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa18d29dd7797e82889241af2394d9bac}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c5c757f8ec338edbbf08bf5d8d68c5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d96748028e1d2c05fb5a12d6ec6148}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbf963f1c171fe8902f5b81b6e45e6e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71fee4a9fee0076207522f7b05d3e7b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab897b530b59c6f2f54305fb9db56fa9d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c0b6ceee5147b85871df78f1b7ae38}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7326dbd78a260f065b3df743fbea3054}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec7c4b2c0464c31b94d819b458294bc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8362c7b2a216297bbf58ea02b3df434d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27efa359dedf4559a0cae3b4ccbb866}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542445998ee4d4e0a1ecc80f96415769}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62066038e31f29b2d96a9c9756b47007}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e98a82b548dbb52cb0d16d6c9b68da9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757af1d9f0ba5f4ed76320b6932e3741}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada27513a02562dc3e44c361eb96d8d60}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8da0bf95f1973c18a4a4b7c0aa3d1404}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dc73dd62120c9617e25ccbf4b038991}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8cc32256e605234ec8bfba9ebbe2d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586d58e70155a838a7607fa1d209e367}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6217b6d33bf54771323d7f55e6fa9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16874909048265725250c4d8b3d1fe16}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf02aa5885737e111d98770d67b858d8e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa6624f76681ba96183f8ea998da581}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe54b8696e32251e874a821819d7c94d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1aea5321b3308171bc9b813fccf02}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52d8b944af9bb59f52c2fd46559abdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5cfdcc6b1779a517c19516429c6666b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18557333a95ca1a26bcd1d7f9fe207be}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de6729553a81ba44a7d1b93378d9536}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e71b61abf42a76033e458460793f940}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b1f4d9f5e3bedd3c6af387409e5eba}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c7ece6fe1df8b61fd7f11f6751693a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e83ee550967747ec5a38f064031b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f1c72b27ac3f18d6e8c7b366416ba6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ff590a0540fab5751f0f0b36ea3ac8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85596aa60b034d0de6ecb98f94a8d036}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55094695264b5c3342f623dec206815}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834911368392a16ff6b7e051a7e7ae9c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2f7ab8ad7a8ac91e877e24f8119a783}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746478979825dcad6323b002906581b9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb87a27f5193bc33e7b553faa006086b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398c010d45105e8e37b1995430a52a94}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4405ac26d78b02793fc695d410bd7b88}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5cdc50a6f6ee671aa1ac39c9048241}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9596e5ba318ea6eb9d0de839e5125f7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1069cfa20fb4680057c8f9b91826ebe1}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64aa379a4bcfe84ae33383d689373096}{GPIO\+\_\+\+IDR\+\_\+\+ID0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38320698cffb50138c8438a860030cb9}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e44bbc1d39579b027765f259dc897ea}{GPIO\+\_\+\+IDR\+\_\+\+ID1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1720532896734b3e5ffaccd76834fdef}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b06b287f35a0b048d8f5fbe4a06a9c}{GPIO\+\_\+\+IDR\+\_\+\+ID2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ea4291861a56bb8901653b2c148ccd}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c3adefa4cafaf0455139b4e80b70eb}{GPIO\+\_\+\+IDR\+\_\+\+ID3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acb4b4ccaae63ec98c19fbe056c74ae}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7454dab87916ca6076b287a21c2e4cd7}{GPIO\+\_\+\+IDR\+\_\+\+ID4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f45f4603706510827aa92d39fd4bb45}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbfa2ff564030d912ce8f327850a3bf}{GPIO\+\_\+\+IDR\+\_\+\+ID5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd6ccece5d47d40c929af5cf9973203}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac933b9235cae5f9fccbd2fc41f9a2dc4}{GPIO\+\_\+\+IDR\+\_\+\+ID6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23669c60b1baa1d95dac788cff2a0eb8}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ce75fcb48ac0db30f99ba312e8538a}{GPIO\+\_\+\+IDR\+\_\+\+ID7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba7afe6abb55e6a80fb0ace5d46c883}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa193633720d142ceca6c6b27c4e87f02}{GPIO\+\_\+\+IDR\+\_\+\+ID8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46ff99f2017c2a5eeab2fdeebfb1012}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888325b6581f9ae181f3e4fe904b0c44}{GPIO\+\_\+\+IDR\+\_\+\+ID9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6842601dbe73734e8058a6858fa7078}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd53d2742d0ace30b835bd0f44f5ebf}{GPIO\+\_\+\+IDR\+\_\+\+ID10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117cc21fe4de69983c2444c7f8587687}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5e087b267f95733cc4328522b7890d}{GPIO\+\_\+\+IDR\+\_\+\+ID11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8d6bc8dd7654ccb18d936a3efe79f}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33564d1679db8201389f806595d000d9}{GPIO\+\_\+\+IDR\+\_\+\+ID12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada649f077b81777a8ba7ae97160e9fe4}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82e0ce0fca46443e3cbaf887a3a35713}{GPIO\+\_\+\+IDR\+\_\+\+ID13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0921a37817bff3c30f5e4c019b6a4084}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac716fc8a3853431b69697ea5ee0aa8d2}{GPIO\+\_\+\+IDR\+\_\+\+ID14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631021cf3bab4864fdc505ceee8a6c4f}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c80e97c41b8143cf299c078459ea4}{GPIO\+\_\+\+IDR\+\_\+\+ID15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6bff88e55b2428269c90ebde121d31}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7937b0a505e771361804a211c7656f}{GPIO\+\_\+\+ODR\+\_\+\+OD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dfdab58aa53c6790eb545f50f92722}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104dff849ee2c6a0b58777a336912583}{GPIO\+\_\+\+ODR\+\_\+\+OD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea388b190f9040a9657d9b395471596}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3ff4b6fa52aac52991053b26d8dd80}{GPIO\+\_\+\+ODR\+\_\+\+OD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4ae35ae856330bc937251fd9ccf01c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5790d50582befba7f91037df94b159}{GPIO\+\_\+\+ODR\+\_\+\+OD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0a70767add938306339ea3f3c8df5}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd275e221a79cf7a3ac0c98ee15af3c5}{GPIO\+\_\+\+ODR\+\_\+\+OD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada7f2c3690272b52bde0c22223d39dff}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4046ad484b858f3c49eb0449f45e3af5}{GPIO\+\_\+\+ODR\+\_\+\+OD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaffa5b5eec9c90b552ebef5fc13828a}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34550e0c5098cf24a2ab86e2ecc67c14}{GPIO\+\_\+\+ODR\+\_\+\+OD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bf70d7723a8e809a7ec2baba5583b1}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7559603648f95b76d128f0a637675c}{GPIO\+\_\+\+ODR\+\_\+\+OD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52cedd015ac8e511f7f2cdda0e6c4ca}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a61ea7de95ccdcb674e8b972969a1f}{GPIO\+\_\+\+ODR\+\_\+\+OD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b713787d20ffacdc2c2b4f6fe05e4e}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bfdb1e3526890736b0c1238adda99c}{GPIO\+\_\+\+ODR\+\_\+\+OD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f67a9087ba57c2144a8a19d597bf5}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c6ba137db2753434a1253e111ff6a2}{GPIO\+\_\+\+ODR\+\_\+\+OD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f6824376eb5f7f0185580a780d5ecf}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7e487eb914e276c92534eab7b1efdc}{GPIO\+\_\+\+ODR\+\_\+\+OD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3eca32e4b8eca5b984c371fc118c44}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42a77f0ced79d51a5952d929a7e0528}{GPIO\+\_\+\+ODR\+\_\+\+OD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29598cda6568737ee82992f76d07c45c}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582584ba2995b3b9993728b02a98f2c1}{GPIO\+\_\+\+ODR\+\_\+\+OD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd02d3bb351676e31027d8bad0c8eb70}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c2ec83ded91512630244d2d1e1c300b}{GPIO\+\_\+\+ODR\+\_\+\+OD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3bac5a39dda0f70c8fb9de38450eb21}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e411f3d6f91e5218dc9ca1b6739f053}{GPIO\+\_\+\+ODR\+\_\+\+OD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409d8650af1aa0e1958cc1ed2f96acda}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdfbe2a618de42c420de923b2f8507d}{GPIO\+\_\+\+BSRR\+\_\+\+BS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7457f610b20ffdd73c97d90724ed4d4e}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316604d9223fee0c0591b58bd42b5f51}{GPIO\+\_\+\+BSRR\+\_\+\+BS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1acce0c96a515284b6f8bd12b8436}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc89617a25217236b94eec1fd93891cb}{GPIO\+\_\+\+BSRR\+\_\+\+BS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0837604e1baac4b8b86fc3e660b17ad}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e5ac9ace2d797ecfcc3d633c7ca52f}{GPIO\+\_\+\+BSRR\+\_\+\+BS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae421b6676ce8b2865cbb6e15fc45d495}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f3966c5260fd55f3bb09829f69e75}{GPIO\+\_\+\+BSRR\+\_\+\+BS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad686100d76807920229b49d233cbd96d}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea824455e136eee60ec17f42dabab0b}{GPIO\+\_\+\+BSRR\+\_\+\+BS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f4268de41bba2e411879d3fa900af7}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b3333e39824fde00bc36b181de3929}{GPIO\+\_\+\+BSRR\+\_\+\+BS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1dd4ddac06be768bb7727bcb657081}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9836771d1c021b9b7350fd3c3d544b0}{GPIO\+\_\+\+BSRR\+\_\+\+BS7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga595b5fd07dcafd23fd6ed6e23cb43b5a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c295b6482aa91ef51198e570166f60f}{GPIO\+\_\+\+BSRR\+\_\+\+BS8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab415c303400428fa585419e57aa2513d}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49258fbb201ec8e332b248bbd0370b07}{GPIO\+\_\+\+BSRR\+\_\+\+BS9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85195c9fb5642687151366b0f363441}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe42933da56edaa62f89d6fb5093b32}{GPIO\+\_\+\+BSRR\+\_\+\+BS10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f79cf6b45de75813ed9d2af64f0d91b}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b06aba868da67827335c823cde772c}{GPIO\+\_\+\+BSRR\+\_\+\+BS11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302c8e25dd2711d37262b73865f3c19}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dec3bc91096fccb3339f2d6d181846}{GPIO\+\_\+\+BSRR\+\_\+\+BS12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe11d923932261f904c089da78e7ebc}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea853befe5a2a238f0e0fe5d6c41b9c}{GPIO\+\_\+\+BSRR\+\_\+\+BS13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c86de2a9b2e7394040a65bf114131bc}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e32d8f8af43a171ed1a4c7eb202d17}{GPIO\+\_\+\+BSRR\+\_\+\+BS14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93dccdbf7e8ef41da1b847975cf0eac}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8427fb5c9074e51fbf27480a6a65a80}{GPIO\+\_\+\+BSRR\+\_\+\+BS15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e4440bb44a4ab919e9a0171af788b}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44316fb208a551d63550ab435a65faaf}{GPIO\+\_\+\+BSRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075d239db694cea8f30c70534ddf7be9}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga855ce6a1019d453bd1fbe9f61b5531b8}{GPIO\+\_\+\+BSRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5825e38ef02071bf0d888ab636d241}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac2103861a8ab0c8c8fed5e3bf7db0a}{GPIO\+\_\+\+BSRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef6b53609ca5d188a6916d8574d6030}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf256a26094e33026f7f575f04d0e05c9}{GPIO\+\_\+\+BSRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84f66118397bb661ad9edfdd50432f0}{GPIO\+\_\+\+BSRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565b7acd495e70be1b68204ef2910db}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a777f006ef68641e80110f20117a8d}{GPIO\+\_\+\+BSRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce8dd4c2ed3764a234fc40ad192ae03}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8695c8bfcc32bda2806805339db1e8ce}{GPIO\+\_\+\+BSRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e114c3d131dbb2abc05837b9c20fff}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba577e8f2650976f219ad7ad93244f8a}{GPIO\+\_\+\+BSRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebc6e8a656a3adbff46f398b5bcb3d4}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedbc146cc7659d51bc5f472d3a405ee}{GPIO\+\_\+\+BSRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d98b977fc86581e566299bd363176d}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e0c779115c59cb98e021ede5605df3}{GPIO\+\_\+\+BSRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968f494c3928ba28bfa7c87da5f2cbaa}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98581ac23be9f4fa003686d2ea523a81}{GPIO\+\_\+\+BSRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b421b338b145649e8937806472a59c6}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacedacd6c3e840a8172269cac3dbb550b}{GPIO\+\_\+\+BSRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f141572b1c065dcabbc7ddfe4092f2}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4622e78de418b59cd4199928801b6958}{GPIO\+\_\+\+BSRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a07a77a4bb0457b13abfee48ed3e39}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292c1d0172620e0454ccc36f91f0c6ea}{GPIO\+\_\+\+BSRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6b3f0c1a866cd39319f28cacbb768e}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32477ac5ab4f5c7257ca332bb691b7cf}{GPIO\+\_\+\+BSRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d885f9a72889c6f1070b6da4d4d782}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c6d612adeaae9b26d0ea4af74ffe1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a97048a23afc262b30fc9d0a4cb65bc}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94100a3d7d43a5b8718aea76e31279a7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d48b0834c3898e74309980020f88a3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348f1d0358ea70f6a7dc2a00a1c519bf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd29e0757ed2bc8e3935d17960b68df}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f73a37145ff6709a20081d329900c2}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456193c04a296b05ad87aa0f8e51c144}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c741b163a1b1e23b05432f866544f4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a02f2ef3023a1c82f04391fcb79859}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821f9dc79420f84e79fe2697addf1d42}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb57953118508685e74055da9d6348}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a19305a39f7bd02815a39c998c34216}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e8901ea395cd0a1b56c4118670fa0e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd0ccab863e23880863f0d431fdee11}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5686e00f4e40771a31eb18d88e1ca1e9}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba6d99e256f344ea2d8a4ba9278a0e3}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40eb2db1c2df544774f41995d029565d}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec251e186471ae09aeb3cb0aa788594}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06dd36e2c8c90fe9502bad271b2ee60}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd174222a013c9a0e222fdd0888de2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ba8093d5a511430908d9adc90dc6a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bc63205b8a09bd2ae7fb066058f3da}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae132b28ab4f67a9e90e7d15302aad49b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0fb36c07eac3809b6a5baaee74ee426}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9325a035cc3d6962d660d3f54a8df4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga728e20cadadaa3c5aa1c42c25356a9f4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723fbe4b28093f1837001110d8d44d36}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad158052aa17b4bf12f9ad20b6e0c6d0c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35270d71f53047d2a14d1047478c0ba}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893c83ab521d1bf15e71b20309d71503}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9943c5aeeb649ab6bf33fde0d844803}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0128026ab2c8ed18da456aaf82827e11}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2836c1149e06b2497f1f53518f1151f2}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ed3881740613378329271150088f1b2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdfdbcb5332d98e0202f4f86480736f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff5a20b7c9f10be43364ff422bb40ef}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9aeed0c87696c3a98e7e4fc3dc6dc80}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c41926ac3fc6ec0fb8def28275bbe30}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334f2ca0e5684d230cb7788969997f07}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a97a35b9f12ef795aa1ebb3d85c3aa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f655e646b26d49e38053d9ee9cc064b}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c12c0939e7fcc354e37d55b74afb351}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dce1ce501e0b3b5e5e4b4961f7afda3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e9a3a49cdad6cd65d377fb675185da}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b195db19c1ca62ef95eed10c649180}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d930c6c5ffa92e461a0190be4bff78}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fcd5b907f7ca9538dffe1aeb00d7942}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46417b0da710ef512ac4ceb95b3ab44a}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0ed32e0f197da7ea8856a58cebdb46}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4adfe8c79c3cf7e0fb7e8714ae15adf}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8acd11feb4223a7ca438effb3d926fc}{GPIO\+\_\+\+BRR\+\_\+\+BR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483e475a913145601000fc57ef63afcd}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f94e96c502467ad528983494cb6645}{GPIO\+\_\+\+BRR\+\_\+\+BR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb13164bb973d1a4591ca626903e66b7}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe4dddede0f14e00885b70c09bbd09}{GPIO\+\_\+\+BRR\+\_\+\+BR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac814288cc968b01d3e7ee1b6d340a8dd}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b3047fcdfe9269f5a94b6412ec6a3c}{GPIO\+\_\+\+BRR\+\_\+\+BR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f7fabe9e3187ac070c2ed6e4ae7725}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc7d79f0103f892f8c3a87d8038525a}{GPIO\+\_\+\+BRR\+\_\+\+BR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b24f01f67db366ff6adf86f5f940669}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc7663eaa1496185041af93b4ff808b}{GPIO\+\_\+\+BRR\+\_\+\+BR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e8aaa7e05c2f824d6fc1ae83f04913}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa84d5cb9d0a0a945389ad0fef07eb2a}{GPIO\+\_\+\+BRR\+\_\+\+BR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321d9cc2bc9fd4601694780ac4fcc7f6}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5110afe1f5bda4fde7983b447ce162c4}{GPIO\+\_\+\+BRR\+\_\+\+BR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45a746e5bb2a1c132093a2844d22683}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1560a3457fcec47c6f1871cf225557e}{GPIO\+\_\+\+BRR\+\_\+\+BR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae3878f9088d349453430a79e26810}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga248ac798aa8fdd42573fa6ff4762ba58}{GPIO\+\_\+\+BRR\+\_\+\+BR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c89c18c00e1747d1392245f4fdeb19}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe20398333e9f7e5c247e0bcfcd1d31}{GPIO\+\_\+\+BRR\+\_\+\+BR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a92027f04f25fd1b7ec7ad660052b42}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65c4bf495800254168edce220f12294}{GPIO\+\_\+\+BRR\+\_\+\+BR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372754b6a71cbf3d09b959b2eef5fa7f}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443c4943581f7590d706b183fb47250e}{GPIO\+\_\+\+BRR\+\_\+\+BR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4f25b9a855fb50ddc394a2384ccf2}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f1e586a459fe54089921daed6b99cc}{GPIO\+\_\+\+BRR\+\_\+\+BR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e2ac4dac68a55a7c574736a2964312}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a77aa07922b7541f1e1c936a6651713}{GPIO\+\_\+\+BRR\+\_\+\+BR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d13b2c8e758203e32008267734f961f}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ab1e0d0902e871836ae13d70c566df}{GPIO\+\_\+\+BRR\+\_\+\+BR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954738eae12426137b23733f12c7c14}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5709c819485012d8a25da27532ca5682}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5709c819485012d8a25da27532ca5682}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c11e015740a9c541983171469cf858}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c11e015740a9c541983171469cf858}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a96e487d4a9ece218e3ebbb805a0491}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a96e487d4a9ece218e3ebbb805a0491}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658618a45a681d786f458a90e292d3e9}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658618a45a681d786f458a90e292d3e9}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d523fe80ade14583f592b7c210ba77}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d523fe80ade14583f592b7c210ba77}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0630dea37366c87269b46e58b7a32b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0630dea37366c87269b46e58b7a32b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d50d5bde73807289d1e0995cf78fd5d}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d50d5bde73807289d1e0995cf78fd5d}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e1d618bee79c5c11437517409ce1ab}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e1d618bee79c5c11437517409ce1ab}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{I2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ac4fd3b4e54f94b3060b72df13b168}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ac4fd3b4e54f94b3060b72df13b168}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f26e1407449ae64fade6b92a5e85bc9}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98f66350195b4d9e12028a92418d0bf}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98f66350195b4d9e12028a92418d0bf}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ff6658fd793e162a156b2517c2181}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ff6658fd793e162a156b2517c2181}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d1ada16ff415341e018fcb28ae3a5f}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57955bf36ff5f4cd6a753e01817bf3b2}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7266529618030580952f062b4996649d}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7266529618030580952f062b4996649d}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab724dbc59e49c500bf7ae1d5aae10e2a}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c36c967ddfe1c5e9b0adfa943703eab}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a423076644a3c84a2850d3e1c8bb9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a423076644a3c84a2850d3e1c8bb9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ac4b2a3abdba26286c5a097d25055d}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9ac4b2a3abdba26286c5a097d25055d}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51dc1b71239d8c29a557adcbe01e9d8a}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345042d0c459945eeb995572d09d7eb8}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345042d0c459945eeb995572d09d7eb8}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163b3a97f88712d6315c82a9bf90bb9a}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163b3a97f88712d6315c82a9bf90bb9a}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6727029dc8d7d75240f89ad9b6f20efa}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6727029dc8d7d75240f89ad9b6f20efa}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fa6bb2f4f0e8abdec315854b82fadf}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2275a40bdbf9fb2d79479145dac82b40}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2275a40bdbf9fb2d79479145dac82b40}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281936f6a82953273129d4b49c3fa18b}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga281936f6a82953273129d4b49c3fa18b}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa111bdbf7119c6016d079f11e056e2b3}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa111bdbf7119c6016d079f11e056e2b3}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543bf3506a45a9d3bd2f07a7381a27d0}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d609383e8211f61b5156c96fc893fde}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d609383e8211f61b5156c96fc893fde}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a52e70fef6b2511cf4abf851f3de35}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a52e70fef6b2511cf4abf851f3de35}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64def9753ec76fce7f32c36cff0fc8a}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64def9753ec76fce7f32c36cff0fc8a}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f23a5d38cdfb657316843f2eb593779}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f23a5d38cdfb657316843f2eb593779}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fb64dd60dc481c8f08653bbb1cf0a}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8494e091aa7d42612bd6405080b591}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8494e091aa7d42612bd6405080b591}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e2cc2537de174ba963e10465839429}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e2cc2537de174ba963e10465839429}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174c52a1a52ea230c1df9deaaeb225a6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174c52a1a52ea230c1df9deaaeb225a6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d97d3acf2bd80942e357f3f475b014}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d97d3acf2bd80942e357f3f475b014}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b324eb77eca7f482335a4c487baea2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b324eb77eca7f482335a4c487baea2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376675c38ba759a190b4622f07f28ca}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376675c38ba759a190b4622f07f28ca}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710efe1da20e12551125232f7bec0692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710efe1da20e12551125232f7bec0692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}~(0x5\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f6ac5e62c1d502500e70539bdac9e}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe6a7d00cbeeeaf3c9a8e4e6b292f5c5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec5df2a98928a3a49e21b16e2ab38a0}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad64522f818be53e2296d7935b3aa4}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ad64522f818be53e2296d7935b3aa4}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e63a7bc531a8a74283dd0db04d82f8}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e63a7bc531a8a74283dd0db04d82f8}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76876f2b0ee371ae51c7edaf49b7908e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76876f2b0ee371ae51c7edaf49b7908e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bb99d8fff5aaa5694f8f73dd80ca911}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f0eb0b81cabc49a410634c104269e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161f0eb0b81cabc49a410634c104269e}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1331841a70ef826b762e9d96df38703b}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1331841a70ef826b762e9d96df38703b}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8106d20526ae7331a81e6f55befd4b}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8106d20526ae7331a81e6f55befd4b}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4ce8be1057bbab05b36f95f9f1f3e93}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff5f73dc497548fc6d1f007a092e2a7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7f58db7b232337697e4eb77a6c3506}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7f58db7b232337697e4eb77a6c3506}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfb74e08645d90f4cd0a9794443ab6d}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcfb74e08645d90f4cd0a9794443ab6d}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0009385c4ff0c3e9959b870b9e7ace8}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0009385c4ff0c3e9959b870b9e7ace8}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d68fcf5699e9efac110d08866c1c05}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d68fcf5699e9efac110d08866c1c05}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0670926d93f117848dd6d0ba0305b3}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0670926d93f117848dd6d0ba0305b3}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70d48ac9eb5511d487beea822c90ff0}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70d48ac9eb5511d487beea822c90ff0}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2cb2a1182484457c4f36df7689fa2d}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2cb2a1182484457c4f36df7689fa2d}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7fecaffd6b9412766724e78b6f5636f}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7fecaffd6b9412766724e78b6f5636f}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbc14227b3e6166444fb20b688ca88d}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbc14227b3e6166444fb20b688ca88d}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449c7f963e50ef2197ba6b4368d1ce5f}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6bc21622903130514a30c1d379491}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6bc21622903130514a30c1d379491}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265ab05a2e4da2a90a67c45951d5bcf5}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee97d76c661455b9abbe4e722d9659e}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee97d76c661455b9abbe4e722d9659e}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf07263f18f4aa830949c0c08ec8d79}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf07263f18f4aa830949c0c08ec8d79}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d9983842806eee20110d73be4c9671}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d9983842806eee20110d73be4c9671}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2a6c5a1a734ffd4721225862ce4216}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2a6c5a1a734ffd4721225862ce4216}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985490b4fc13a6741e2a56f4cb0a8dc6}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993072971fbd0407698aca55c6d22ad7}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993072971fbd0407698aca55c6d22ad7}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276e6692440e4c8afeafc013e56fa2bb}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276e6692440e4c8afeafc013e56fa2bb}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab129239058f702e7f5d09e908818fce2}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab129239058f702e7f5d09e908818fce2}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee92451db537602ee8e474003979350c}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee92451db537602ee8e474003979350c}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga843a4a9e565f4cfdfd2e493f2077b4e1}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0852a41941609bf61e426d49e0918e5b}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0852a41941609bf61e426d49e0918e5b}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118063279b7e54a6842bf411c15019a4}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118063279b7e54a6842bf411c15019a4}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cfbc8eb9a81dd42f0df9a3fa5292c8}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa003c1a5e54eb65f3e95c8337657f8fb}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6838048cdfcde822e12ab95b17396c3}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6838048cdfcde822e12ab95b17396c3}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fc03c41ac87ab9194dcbc24a9a0cc6}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5158d6e1bd0cd0436d01bacda80c52eb}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea8788580dee5f72df6ced4f43314a}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea8788580dee5f72df6ced4f43314a}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77ec5257c4f0f54f2836ca6bcfd0943}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d1982414442435695ce911fc91b3c}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d9c482d27bbc46b08d321c79d058e7}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57519650f213ae6a72cf9983d64b8618}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8174d249dcd092b42f36a09e5e04def1}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb9bcef7e84f6760608f5fcd052fec}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa2fb81a2cb62943ad2ef07503f40e}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501905060a7f7c4c8a7735b679eecee8}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501905060a7f7c4c8a7735b679eecee8}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\+\_\+\+CR1\+\_\+\+LPMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce752abd8bb8fcf2292868e67bdd590}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606cc4cd7b7b88aff883479b84917a3c}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1fabfb2b6f821c6d37bf2ba1974eb7}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1d7e06ce1580cc61f4bd73ce3825}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4807640c0d97087593e721de80b8057d}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1d7e06ce1580cc61f4bd73ce3825}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823130f661eb1abb7ebddcacb4e1c778}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4807640c0d97087593e721de80b8057d}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac59967b6e2b3852f5d305fc3c95e85}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cbdd5d248225258740ec00d450415f}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac59967b6e2b3852f5d305fc3c95e85}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f681d89364df39c7f6b80798b09ac2}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cbdd5d248225258740ec00d450415f}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPRUN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fce0c4f2a3afd2b1efed86979c9d70}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1274a799806d3fe0a89f23bec97087d3}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fce0c4f2a3afd2b1efed86979c9d70}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3eef2d0c4897b78a73b754d631df0cd}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1274a799806d3fe0a89f23bec97087d3}{PWR\+\_\+\+CR1\+\_\+\+FPD\+\_\+\+LPSLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b070d9d7df497c35ed02b9d2899e15}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b070d9d7df497c35ed02b9d2899e15}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\+\_\+\+CR1\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\+\_\+\+CR1\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815b101423533a1ae4985005a2bf2dd3}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad918ead196f1fdbda61c14be28f98104}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad918ead196f1fdbda61c14be28f98104}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\+\_\+\+CR1\+\_\+\+LPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890ace99c336a6bda3cd380196bb0ede}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}~(0x2\+BUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga890ace99c336a6bda3cd380196bb0ede}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd81a36df9d6c650511a6b4670707748}{PWR\+\_\+\+CR3\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6952288a8b9e11a8d68020f85d7d7e0}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6952288a8b9e11a8d68020f85d7d7e0}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642500c0148b4468dac29efd8a5d6de4}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga642500c0148b4468dac29efd8a5d6de4}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda01f5d2f857c3b7db6a5b43b8e4f92}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadda01f5d2f857c3b7db6a5b43b8e4f92}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedaf0c3af5a280a8f51d63d50f6ab3a5}{PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b03b0a2a6b30508092d8aabedd35}{PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedaf0c3af5a280a8f51d63d50f6ab3a5}{PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9646d58b37691d79b58ef8efb6e05f5b}{PWR\+\_\+\+CR3\+\_\+\+EWUP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b03b0a2a6b30508092d8aabedd35}{PWR\+\_\+\+CR3\+\_\+\+EWUP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56200c1289b3c1cc1d03da5044e7a29}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56200c1289b3c1cc1d03da5044e7a29}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\+\_\+\+CR3\+\_\+\+APC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c450cb7044cbd43a5c8395181ddf3a5}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c450cb7044cbd43a5c8395181ddf3a5}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f500918c09da1102b73a7811099648}{PWR\+\_\+\+CR3\+\_\+\+EIWUL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ec77793f47c636416f7bf798868ae1}{PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5afe59a69384381e80c637c7e2ed01}{PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Msk}}~(0x2\+BUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ec77793f47c636416f7bf798868ae1}{PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d649521bf79820bc4c040d2f4fc116}{PWR\+\_\+\+CR4\+\_\+\+WP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5afe59a69384381e80c637c7e2ed01}{PWR\+\_\+\+CR4\+\_\+\+WP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ccef4fb045f216770cdd6547455db6}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ccef4fb045f216770cdd6547455db6}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45efe04603fc8ebf3ed405a7770c7a2}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab45efe04603fc8ebf3ed405a7770c7a2}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809777e69be07c3fdc33472ea61d0ff5}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga809777e69be07c3fdc33472ea61d0ff5}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eeb1e8d0f91ac9c298ba6adbb297744}{PWR\+\_\+\+CR4\+\_\+\+WP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdef15011a5699ffb29618136d024afd}{PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc6612ec7643c75580f8ebc268fc7d9}{PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdef15011a5699ffb29618136d024afd}{PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb2a2d37bff687789313dbcfad5572ce}{PWR\+\_\+\+CR4\+\_\+\+WP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc6612ec7643c75580f8ebc268fc7d9}{PWR\+\_\+\+CR4\+\_\+\+WP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdb878d60aa061592943740181c5ad7}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdb878d60aa061592943740181c5ad7}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\+\_\+\+CR4\+\_\+\+VBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47819ae9a8182e84df37f212f0b9b301}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47819ae9a8182e84df37f212f0b9b301}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\+\_\+\+CR4\+\_\+\+VBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e71753df13cbe45a682782dd52d7188}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}~(0x2\+BUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e71753df13cbe45a682782dd52d7188}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c48cb5a0f8b86dc09d5ce1d496d795c}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\+\_\+\+SR1\+\_\+\+WUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe957f4d65ef6b7f263b1f0924a30f8}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\+\_\+\+SR1\+\_\+\+WUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8014ec451339efbf0ac723a9d84e245b}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8014ec451339efbf0ac723a9d84e245b}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\+\_\+\+SR1\+\_\+\+WUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93835a3ebe91f7648e295cef35bb4067}{PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab893632ca5fd8f6b3b7966bf192bd058}{PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93835a3ebe91f7648e295cef35bb4067}{PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2358ee724f9b8fcdc1e1afd76118bd6}{PWR\+\_\+\+SR1\+\_\+\+WUF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab893632ca5fd8f6b3b7966bf192bd058}{PWR\+\_\+\+SR1\+\_\+\+WUF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cfff180e3bef9c1fad18d4f8ba606e}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cfff180e3bef9c1fad18d4f8ba606e}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\+\_\+\+SR1\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17e157e6252e1503b6c6bb528c8776e}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\+\_\+\+SR1\+\_\+\+WUFI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5e2160b5227ebfad0c8434d6ee162b}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f498e32ba89781c5cc9cc37a8bd13a1}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5e2160b5227ebfad0c8434d6ee162b}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f445dadc401ac52d801fdcab051a40a}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f498e32ba89781c5cc9cc37a8bd13a1}{PWR\+\_\+\+SR2\+\_\+\+FLASH\+\_\+\+RDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5679fae132b06386690a6008210ab8}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\+\_\+\+SR2\+\_\+\+REGLPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff23f66315da4c825502c360b7855988}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\+\_\+\+SR2\+\_\+\+REGLPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb351da51286ac6ecef463e03c665e85}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\+\_\+\+SR2\+\_\+\+VOSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac91a81ed0c084e866916d3f8ba16d3}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x2\+BUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac91a81ed0c084e866916d3f8ba16d3}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\+\_\+\+SCR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6909ba44c7142a50c39b58cb72ef464}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6909ba44c7142a50c39b58cb72ef464}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{PWR\+\_\+\+SCR\+\_\+\+CWUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97b48b66e135768b645abbf6ca4a0c8}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97b48b66e135768b645abbf6ca4a0c8}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{PWR\+\_\+\+SCR\+\_\+\+CWUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eb15c4662edb69ebd5fa8f3c72a9f}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f2eb15c4662edb69ebd5fa8f3c72a9f}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032b297a06e80628d63eb25dd1388268}{PWR\+\_\+\+SCR\+\_\+\+CWUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58dbe22d1770be0eb39c2abc14dc0f1e}{PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4b59ea278be3cac05f9dc033c196f7}{PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58dbe22d1770be0eb39c2abc14dc0f1e}{PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd258d21ebd14e16b095749fd5ff20ce}{PWR\+\_\+\+SCR\+\_\+\+CWUF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4b59ea278be3cac05f9dc033c196f7}{PWR\+\_\+\+SCR\+\_\+\+CWUF6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac354c14bf95b86950ccddb4b469c0e}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac354c14bf95b86950ccddb4b469c0e}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdddfe059abe4fdb479d6f77d41f5bc5}{PWR\+\_\+\+SCR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8876434e7ef8f5bb1ed5c2cf6d0fe14}{PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe0e8921b5329c02509fef3c3a47a60}{PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8876434e7ef8f5bb1ed5c2cf6d0fe14}{PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37a5a71d1b2dc2cf9114fe9f3953e75}{PWR\+\_\+\+PUCRA\+\_\+\+PU0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe0e8921b5329c02509fef3c3a47a60}{PWR\+\_\+\+PUCRA\+\_\+\+PU0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f0a7ac9f974036586696ee569898cd}{PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3eb287384a7ab031cfb9fc7e923c2e}{PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7f0a7ac9f974036586696ee569898cd}{PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b5b8d107279bf021dd0f9fe4dc3b5}{PWR\+\_\+\+PUCRA\+\_\+\+PU1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3eb287384a7ab031cfb9fc7e923c2e}{PWR\+\_\+\+PUCRA\+\_\+\+PU1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53255e1fc57663154ec32c5ed2367302}{PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24623a30e35de7d70d9f84e95e890c5e}{PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53255e1fc57663154ec32c5ed2367302}{PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ddb777615f43f72c28b2405aac62a6}{PWR\+\_\+\+PUCRA\+\_\+\+PU2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24623a30e35de7d70d9f84e95e890c5e}{PWR\+\_\+\+PUCRA\+\_\+\+PU2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac867daed9f7e4b1f832cb876768f94f7}{PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67b93be9a36f6915454c7859f3ce330}{PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac867daed9f7e4b1f832cb876768f94f7}{PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be6b792ef982be31fc9a54410096a07}{PWR\+\_\+\+PUCRA\+\_\+\+PU3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67b93be9a36f6915454c7859f3ce330}{PWR\+\_\+\+PUCRA\+\_\+\+PU3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2818544e29057de21e34a0b176c1c2}{PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81f4337502c35e99ccffcb0150c5dd97}{PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2818544e29057de21e34a0b176c1c2}{PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0580e337f1f2835b3b07f69691d06e2d}{PWR\+\_\+\+PUCRA\+\_\+\+PU4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81f4337502c35e99ccffcb0150c5dd97}{PWR\+\_\+\+PUCRA\+\_\+\+PU4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9062bfa1c165737775ae8905847a4de0}{PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f307ff27d146d5ba82c8e55e81e8ef9}{PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9062bfa1c165737775ae8905847a4de0}{PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711d79dc0cf7bacfcc008100609f7ce1}{PWR\+\_\+\+PUCRA\+\_\+\+PU5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f307ff27d146d5ba82c8e55e81e8ef9}{PWR\+\_\+\+PUCRA\+\_\+\+PU5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21f12c18a827009efab6f7f95a4f80}{PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce72736aed48df17ce7e7e0f1a24b57}{PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21f12c18a827009efab6f7f95a4f80}{PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc58fe99b739e981ddf4e6a4b88d364}{PWR\+\_\+\+PUCRA\+\_\+\+PU6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce72736aed48df17ce7e7e0f1a24b57}{PWR\+\_\+\+PUCRA\+\_\+\+PU6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318d7ccea3cfcd0b64e7a699ec5a05d3}{PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf4c644da69aebe2d1e855ddb9391db}{PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318d7ccea3cfcd0b64e7a699ec5a05d3}{PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15aeabc9a7e03413b6ab4a24681409a}{PWR\+\_\+\+PUCRA\+\_\+\+PU7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf4c644da69aebe2d1e855ddb9391db}{PWR\+\_\+\+PUCRA\+\_\+\+PU7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c7ce9f0d89c6fd24541c0607838be4}{PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934f303428833e2088687b90f0761d82}{PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c7ce9f0d89c6fd24541c0607838be4}{PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dcfd65ca51941c59308f0737b03586}{PWR\+\_\+\+PUCRA\+\_\+\+PU8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934f303428833e2088687b90f0761d82}{PWR\+\_\+\+PUCRA\+\_\+\+PU8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85ad9d7dcddad6c877f47e0304cb72}{PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220bb2da06fcfb719506f0e71972682}{PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85ad9d7dcddad6c877f47e0304cb72}{PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60fa8aedf78c83d3e2016181d6732c2}{PWR\+\_\+\+PUCRA\+\_\+\+PU9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220bb2da06fcfb719506f0e71972682}{PWR\+\_\+\+PUCRA\+\_\+\+PU9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9a2d7e14eaefa6834a5ff44133a4fd}{PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed2c19a6fb74eae2e2d820e55401f3}{PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9a2d7e14eaefa6834a5ff44133a4fd}{PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff4befeb563f940a4c58d7c987901db}{PWR\+\_\+\+PUCRA\+\_\+\+PU10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed2c19a6fb74eae2e2d820e55401f3}{PWR\+\_\+\+PUCRA\+\_\+\+PU10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8a5f4dc2ffb790e788ea1091ab9352}{PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dfef1ecdf8ec220c11d0d1f49c69ae7}{PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8a5f4dc2ffb790e788ea1091ab9352}{PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28908f031c90b7fd41a18e95d5aaa75}{PWR\+\_\+\+PUCRA\+\_\+\+PU11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dfef1ecdf8ec220c11d0d1f49c69ae7}{PWR\+\_\+\+PUCRA\+\_\+\+PU11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5}{PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c0e329a3f6fb5891df8818bbbc32cf}{PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8e6c40d7e6c7ac2cbcc1c3fcc08ba5}{PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45f1697a5a79ff74c562325c1116507d}{PWR\+\_\+\+PUCRA\+\_\+\+PU12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c0e329a3f6fb5891df8818bbbc32cf}{PWR\+\_\+\+PUCRA\+\_\+\+PU12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0b5b56fa83f9b2a865ee43aefcf7cf}{PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace712733c92243807456da9fc3b9cbe7}{PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0b5b56fa83f9b2a865ee43aefcf7cf}{PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c909822b78854b96cbb84ee4ccea70f}{PWR\+\_\+\+PUCRA\+\_\+\+PU13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace712733c92243807456da9fc3b9cbe7}{PWR\+\_\+\+PUCRA\+\_\+\+PU13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d20ffb2e9e97ce7a26e13dcfa28f4c}{PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82346897e352cc62eebabf633aafb196}{PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d20ffb2e9e97ce7a26e13dcfa28f4c}{PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f7f8e0cbe4e5276effa5387754d2}{PWR\+\_\+\+PUCRA\+\_\+\+PU14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82346897e352cc62eebabf633aafb196}{PWR\+\_\+\+PUCRA\+\_\+\+PU14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172a58d394695b285911ea186e5f5b39}{PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7427137170f70d83d7889214ffa6ace1}{PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172a58d394695b285911ea186e5f5b39}{PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10226eab2ec4088bc485b50bd1d03be7}{PWR\+\_\+\+PUCRA\+\_\+\+PU15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7427137170f70d83d7889214ffa6ace1}{PWR\+\_\+\+PUCRA\+\_\+\+PU15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c22daf7cc92c810efcb8f7d020701e8}{PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee33b2fb334043d0ed6b92591de11eac}{PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c22daf7cc92c810efcb8f7d020701e8}{PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f618d6092a281ade2be95b68e6fd0f}{PWR\+\_\+\+PDCRA\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee33b2fb334043d0ed6b92591de11eac}{PWR\+\_\+\+PDCRA\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18e38292874b4ac5e4e7794d2797bd5}{PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4464fe7a2657ae4344f64a73bdd26633}{PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18e38292874b4ac5e4e7794d2797bd5}{PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a098e7b2506108ef1681c6f5897c}{PWR\+\_\+\+PDCRA\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4464fe7a2657ae4344f64a73bdd26633}{PWR\+\_\+\+PDCRA\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878b9bad49a1ebde399d3fcf984f5684}{PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab738aaf601782ed987931e320059659b}{PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878b9bad49a1ebde399d3fcf984f5684}{PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6428d9c0ec9ea372ee6eaf1002027d81}{PWR\+\_\+\+PDCRA\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab738aaf601782ed987931e320059659b}{PWR\+\_\+\+PDCRA\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace39e7989aba1c4e0433fe6699e80614}{PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6096badf58dbc180e5837a989e3ea91}{PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace39e7989aba1c4e0433fe6699e80614}{PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812c8321ee9c4d6e0994584096dd63bd}{PWR\+\_\+\+PDCRA\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6096badf58dbc180e5837a989e3ea91}{PWR\+\_\+\+PDCRA\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6931ae3d0af06f12524fd5fcb549a6a}{PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91934e451db08bbf6359c47fbd63681}{PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6931ae3d0af06f12524fd5fcb549a6a}{PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada33fd2d7cb253ee02b620f409f21028}{PWR\+\_\+\+PDCRA\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91934e451db08bbf6359c47fbd63681}{PWR\+\_\+\+PDCRA\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35c5f5e4a29b4c461500b2c59a6a13a}{PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d60303b03394fac3860ae130f6593c}{PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35c5f5e4a29b4c461500b2c59a6a13a}{PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c34bc562f7e0d3457f9dcf3f0f979b1}{PWR\+\_\+\+PDCRA\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d60303b03394fac3860ae130f6593c}{PWR\+\_\+\+PDCRA\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123c7305686f66cae78095bf68165851}{PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ef5a7f6e2257564500b8176c43d9d8}{PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga123c7305686f66cae78095bf68165851}{PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19869403889d124604a55566b0919f01}{PWR\+\_\+\+PDCRA\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ef5a7f6e2257564500b8176c43d9d8}{PWR\+\_\+\+PDCRA\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4872eaef9cdb0e75bba657b9b5b0a21}{PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8141add5664689326281118a609c529}{PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4872eaef9cdb0e75bba657b9b5b0a21}{PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1474b2694813ec7e008a7611fa0c2471}{PWR\+\_\+\+PDCRA\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8141add5664689326281118a609c529}{PWR\+\_\+\+PDCRA\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1873595532c0dd479b9c029d67e0b0bc}{PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga415db2521ae4496348800ea013b45be8}{PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1873595532c0dd479b9c029d67e0b0bc}{PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3efe6ef3bd4e229a0611f7fd6bb87a}{PWR\+\_\+\+PDCRA\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga415db2521ae4496348800ea013b45be8}{PWR\+\_\+\+PDCRA\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108f513e7c4f9497ade1ffd9fac028c3}{PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8b899ebd261a8cbe8e111cc5901a0}{PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108f513e7c4f9497ade1ffd9fac028c3}{PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6cdc9285d68bc18eaf0db89e9c97ab0}{PWR\+\_\+\+PDCRA\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8b899ebd261a8cbe8e111cc5901a0}{PWR\+\_\+\+PDCRA\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7b2c1ef54905aec0014965e46157f3}{PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb81d8b74a47b133f2e5a38be19f6719}{PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7b2c1ef54905aec0014965e46157f3}{PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5245e26b03499292c6cf51e05bb19836}{PWR\+\_\+\+PDCRA\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb81d8b74a47b133f2e5a38be19f6719}{PWR\+\_\+\+PDCRA\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb84b52ab7eb63a3dbbbf83a7000148c}{PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7c1b93609dad10f1a917032b07cc59}{PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb84b52ab7eb63a3dbbbf83a7000148c}{PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66adfaf86df1195314177622daa9184}{PWR\+\_\+\+PDCRA\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e7c1b93609dad10f1a917032b07cc59}{PWR\+\_\+\+PDCRA\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21043f773f2bc5c9d0127b3e1d9e606f}{PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e275fa23907bba7f81d5e416e2b14ad}{PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21043f773f2bc5c9d0127b3e1d9e606f}{PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5f3174003f34b9d4f8981abc981c41}{PWR\+\_\+\+PDCRA\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e275fa23907bba7f81d5e416e2b14ad}{PWR\+\_\+\+PDCRA\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30218ad89991672375516f222d2099fb}{PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165efca93621e2934c8656b6fd1b35fe}{PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30218ad89991672375516f222d2099fb}{PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd1ea9c9025a3e2fe77dee61577c635}{PWR\+\_\+\+PDCRA\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga165efca93621e2934c8656b6fd1b35fe}{PWR\+\_\+\+PDCRA\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4222aa9fc233c7ae9f71d6d0699a5a}{PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9820b0074c9c5ad0cf9e761456476880}{PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4222aa9fc233c7ae9f71d6d0699a5a}{PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab695000920fc04b4fa434dc40b6efeab}{PWR\+\_\+\+PDCRA\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9820b0074c9c5ad0cf9e761456476880}{PWR\+\_\+\+PDCRA\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96bbb44d16e67f4052dacade197331da}{PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91412603c1bc597f48f3e0b2ad08b8b6}{PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96bbb44d16e67f4052dacade197331da}{PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0f87ba5447ec24ab4d40d626f9b6f6}{PWR\+\_\+\+PDCRA\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91412603c1bc597f48f3e0b2ad08b8b6}{PWR\+\_\+\+PDCRA\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f505011741e91cf5dec70d1981d594}{PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e091698fea2a13edb66db5705753e01}{PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f505011741e91cf5dec70d1981d594}{PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga129d8d156c55e148ecd0fea5305c4834}{PWR\+\_\+\+PUCRB\+\_\+\+PU0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e091698fea2a13edb66db5705753e01}{PWR\+\_\+\+PUCRB\+\_\+\+PU0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01de46035aa38d820dbea3642c2fb15b}{PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f59d7c348bdaa0998ef1bf7ac2121f}{PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01de46035aa38d820dbea3642c2fb15b}{PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273f1d0f7acfb46d5c85fe6da76cd018}{PWR\+\_\+\+PUCRB\+\_\+\+PU1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f59d7c348bdaa0998ef1bf7ac2121f}{PWR\+\_\+\+PUCRB\+\_\+\+PU1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0db0b599cb801e3cb104504d752679}{PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194b18756104386229bcba2108af88c4}{PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0db0b599cb801e3cb104504d752679}{PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a5a0f62c13d529f2e87f5b3e109a23c}{PWR\+\_\+\+PUCRB\+\_\+\+PU2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194b18756104386229bcba2108af88c4}{PWR\+\_\+\+PUCRB\+\_\+\+PU2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9411c5a0d691198516741e81de4ee5ba}{PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e916dcb3e45c7d29c21171e6d63ac2d}{PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9411c5a0d691198516741e81de4ee5ba}{PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cb996d5a064c2e142f106d502c44743}{PWR\+\_\+\+PUCRB\+\_\+\+PU3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e916dcb3e45c7d29c21171e6d63ac2d}{PWR\+\_\+\+PUCRB\+\_\+\+PU3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601ff7205b9d34fac7f2d496388a92ef}{PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702b6326bcb3355dbcc317b1f47fc6e}{PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601ff7205b9d34fac7f2d496388a92ef}{PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d893e072e835738dfb08388a7d994f}{PWR\+\_\+\+PUCRB\+\_\+\+PU4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4702b6326bcb3355dbcc317b1f47fc6e}{PWR\+\_\+\+PUCRB\+\_\+\+PU4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f6de34902b5ed5a45a8bc652e34937}{PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e02ad765d2e602be7859bd5d4479c29}{PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f6de34902b5ed5a45a8bc652e34937}{PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac51029d76b517d12d9f47a2d6b5ecd53}{PWR\+\_\+\+PUCRB\+\_\+\+PU5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e02ad765d2e602be7859bd5d4479c29}{PWR\+\_\+\+PUCRB\+\_\+\+PU5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0dd25f2f9256f4b316a99e1dc9062a}{PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346b48a723b3c425141101d4c573c664}{PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0dd25f2f9256f4b316a99e1dc9062a}{PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b8affb0fc930e62f94728667e4d0f0}{PWR\+\_\+\+PUCRB\+\_\+\+PU6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346b48a723b3c425141101d4c573c664}{PWR\+\_\+\+PUCRB\+\_\+\+PU6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46c2996349ea0bacec88b2c20727473}{PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedbf067834e6331459df69de9bbb23b}{PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46c2996349ea0bacec88b2c20727473}{PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88fc11e9be618a451ad965b9b0a4c8c}{PWR\+\_\+\+PUCRB\+\_\+\+PU7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedbf067834e6331459df69de9bbb23b}{PWR\+\_\+\+PUCRB\+\_\+\+PU7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2095315b10a7fc95a80a62cb64178530}{PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb72ccaea96e3a73ba3ebeb666c5b8e}{PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2095315b10a7fc95a80a62cb64178530}{PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ffd00a4bf2d4fd28217433411babb53}{PWR\+\_\+\+PUCRB\+\_\+\+PU8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb72ccaea96e3a73ba3ebeb666c5b8e}{PWR\+\_\+\+PUCRB\+\_\+\+PU8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58f19cabcf2265e07e1e62b7f601a96}{PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31e25a13c30591bd2d6df9247653fdf}{PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58f19cabcf2265e07e1e62b7f601a96}{PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5111c01bf0f827eee13624386f8c87a8}{PWR\+\_\+\+PUCRB\+\_\+\+PU9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab31e25a13c30591bd2d6df9247653fdf}{PWR\+\_\+\+PUCRB\+\_\+\+PU9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc570f592335b6771414de04a00dae3}{PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615bc0c94d668f9eec1a09de806390bf}{PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc570f592335b6771414de04a00dae3}{PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdb6cfc29eb36d313449ebc323e7486}{PWR\+\_\+\+PUCRB\+\_\+\+PU10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615bc0c94d668f9eec1a09de806390bf}{PWR\+\_\+\+PUCRB\+\_\+\+PU10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474798e0804fcfabe8a9af4f0fc9fc0}{PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcc1589f22b52aab50f7673ad96ad7}{PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474798e0804fcfabe8a9af4f0fc9fc0}{PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga024e24eaec5399dbbf9383d3f4ac448b}{PWR\+\_\+\+PUCRB\+\_\+\+PU11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcc1589f22b52aab50f7673ad96ad7}{PWR\+\_\+\+PUCRB\+\_\+\+PU11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c21fc2718610526b6697e3464a8080}{PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32fb49b277c9a85cd22d42c392372a76}{PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c21fc2718610526b6697e3464a8080}{PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52ef628fddff9aac9a2fa2a337024c8}{PWR\+\_\+\+PUCRB\+\_\+\+PU12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32fb49b277c9a85cd22d42c392372a76}{PWR\+\_\+\+PUCRB\+\_\+\+PU12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9e3e4e44d64385d61e69e4ea33ae90}{PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4ba5fcf1174b06db3576f880443c4d}{PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d9e3e4e44d64385d61e69e4ea33ae90}{PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e2d8d78d59882983fa36fce0b99db2}{PWR\+\_\+\+PUCRB\+\_\+\+PU13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4ba5fcf1174b06db3576f880443c4d}{PWR\+\_\+\+PUCRB\+\_\+\+PU13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52d4e117220bdd5b890293d82b32f97}{PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5bbd42e19782a3ae78379c9856bb02b}{PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52d4e117220bdd5b890293d82b32f97}{PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052aaf6d241cdb6f42020e1e664dbe8}{PWR\+\_\+\+PUCRB\+\_\+\+PU14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5bbd42e19782a3ae78379c9856bb02b}{PWR\+\_\+\+PUCRB\+\_\+\+PU14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90edce6b6e8abf5a586aa86a62d61dec}{PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddc43e0f304deb653b59b5c9c28488d}{PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90edce6b6e8abf5a586aa86a62d61dec}{PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e44fdf385168cb4c12857c97f344dc8}{PWR\+\_\+\+PUCRB\+\_\+\+PU15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddc43e0f304deb653b59b5c9c28488d}{PWR\+\_\+\+PUCRB\+\_\+\+PU15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3156cff88079f992cfecf83fc4c24a0f}{PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c4ef8f13f7e806f98a1a107054e64e}{PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3156cff88079f992cfecf83fc4c24a0f}{PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2cd588c2b969829e1f88833a6d3b5a}{PWR\+\_\+\+PDCRB\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c4ef8f13f7e806f98a1a107054e64e}{PWR\+\_\+\+PDCRB\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156b16d1c95a62c302f60168eed1bc97}{PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3046adb6cc5fcd53679decc7eeb667d0}{PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156b16d1c95a62c302f60168eed1bc97}{PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b949b9b188ed4f5d32e21d861b2c736}{PWR\+\_\+\+PDCRB\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3046adb6cc5fcd53679decc7eeb667d0}{PWR\+\_\+\+PDCRB\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a48f771c9cf3be1c8cf65b25ec4228}{PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf80e2b161cd9ba4ef414c83752140ec}{PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a48f771c9cf3be1c8cf65b25ec4228}{PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1534c44014b4d535b508cc20c40fa85}{PWR\+\_\+\+PDCRB\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf80e2b161cd9ba4ef414c83752140ec}{PWR\+\_\+\+PDCRB\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf55c2d7566fdcae357c256d6a1072b7b}{PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac149e0ffb9cf021f8afde154186d2b4}{PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf55c2d7566fdcae357c256d6a1072b7b}{PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28cd3a2704ae28a983913740bbc802c0}{PWR\+\_\+\+PDCRB\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac149e0ffb9cf021f8afde154186d2b4}{PWR\+\_\+\+PDCRB\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfd79bac58dcd1111148fd2ad3e6c57}{PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb31d96291d2dd0d45e97ec87b6cfe5a}{PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfd79bac58dcd1111148fd2ad3e6c57}{PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a33156121113bf23f5795b19e1c6a9}{PWR\+\_\+\+PDCRB\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb31d96291d2dd0d45e97ec87b6cfe5a}{PWR\+\_\+\+PDCRB\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b6fe9aca960e2b622af76b00afed7b}{PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b76693d639162d39822be322427fb6c}{PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b6fe9aca960e2b622af76b00afed7b}{PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09ae046425088d62d3d265bcad357a6}{PWR\+\_\+\+PDCRB\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b76693d639162d39822be322427fb6c}{PWR\+\_\+\+PDCRB\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a01c8f15f9abdffd5aa391e345d44a}{PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9208bbc9128c870e98c9c4ae00e7ee0}{PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a01c8f15f9abdffd5aa391e345d44a}{PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd3165b4d4c17a1ffdf1761e814ea78}{PWR\+\_\+\+PDCRB\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9208bbc9128c870e98c9c4ae00e7ee0}{PWR\+\_\+\+PDCRB\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6f73e160ae53ec8244aa6b938b0bfd}{PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d22b879885b7e2e1c1c328e3407363}{PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6f73e160ae53ec8244aa6b938b0bfd}{PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427674dc4f9623ea074bd724d824be2b}{PWR\+\_\+\+PDCRB\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d22b879885b7e2e1c1c328e3407363}{PWR\+\_\+\+PDCRB\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dbfde94a1d38564187a69a54b44024}{PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf168ca98f9d5d679c8bcabc10797a7a4}{PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dbfde94a1d38564187a69a54b44024}{PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7b3cadcebc65aa0540a5b8121615c5}{PWR\+\_\+\+PDCRB\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf168ca98f9d5d679c8bcabc10797a7a4}{PWR\+\_\+\+PDCRB\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6858f7cd6b90b601a1a76cc7218f890}{PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25496cda63d6a5addbe27d9758c53c12}{PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6858f7cd6b90b601a1a76cc7218f890}{PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7140323ffa8f79cb2bcf8d14267b1bb}{PWR\+\_\+\+PDCRB\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25496cda63d6a5addbe27d9758c53c12}{PWR\+\_\+\+PDCRB\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5bbb790b54a8abeb7765b51d514e00d}{PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805eef2115f36ec8992b5817816a9013}{PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5bbb790b54a8abeb7765b51d514e00d}{PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145eea973616f1beeeddef967a35c0a8}{PWR\+\_\+\+PDCRB\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805eef2115f36ec8992b5817816a9013}{PWR\+\_\+\+PDCRB\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85e9f12fc025838b85f1ee3e2e86074}{PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99a8fbd71e32c6c620a870f7a3e09a3}{PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85e9f12fc025838b85f1ee3e2e86074}{PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeeb285cd10bd9fa5c6618ccb5fa92d4}{PWR\+\_\+\+PDCRB\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99a8fbd71e32c6c620a870f7a3e09a3}{PWR\+\_\+\+PDCRB\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c1ee247b264f12063aeda96fbc7ea1}{PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966242f38aa6ae348158bd1094f36510}{PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c1ee247b264f12063aeda96fbc7ea1}{PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1dceca90bf3674c055892630b3ad036}{PWR\+\_\+\+PDCRB\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966242f38aa6ae348158bd1094f36510}{PWR\+\_\+\+PDCRB\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07062c1ca4fba6c5cdbda2f1345dc933}{PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8a3668b5dad81b73dadfc8e2e5c78f}{PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07062c1ca4fba6c5cdbda2f1345dc933}{PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fcb404ee72c54c6bd279b46915323}{PWR\+\_\+\+PDCRB\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8a3668b5dad81b73dadfc8e2e5c78f}{PWR\+\_\+\+PDCRB\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5eb763660136684e61e909b2bc00f3}{PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad556df0f36ce40c149a8d5f0726786be}{PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5eb763660136684e61e909b2bc00f3}{PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c47f77664abf38d779cf450fc2a81cd}{PWR\+\_\+\+PDCRB\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad556df0f36ce40c149a8d5f0726786be}{PWR\+\_\+\+PDCRB\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bc9388aa3238970b99f63aa24624512}{PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117f563c92eef321e0b7cb753373a732}{PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bc9388aa3238970b99f63aa24624512}{PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa163adf76bffcca1feda11e6c1e327c1}{PWR\+\_\+\+PDCRB\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117f563c92eef321e0b7cb753373a732}{PWR\+\_\+\+PDCRB\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5c3b26900c618745e0292ef6c61ec}{PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc86058cabe9d8272e4289b6a67ac5}{PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5c3b26900c618745e0292ef6c61ec}{PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa5d9c889b89c0d17e0dad80f420393}{PWR\+\_\+\+PUCRC\+\_\+\+PU6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc86058cabe9d8272e4289b6a67ac5}{PWR\+\_\+\+PUCRC\+\_\+\+PU6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04478e0841ed42e7f1e23c22f6231c34}{PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab600e39e2c857efd052a936e8b772ea8}{PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04478e0841ed42e7f1e23c22f6231c34}{PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c7beb8ab26d9b74a3d348e62ad72b64}{PWR\+\_\+\+PUCRC\+\_\+\+PU7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab600e39e2c857efd052a936e8b772ea8}{PWR\+\_\+\+PUCRC\+\_\+\+PU7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d33c9b627a71e2700b92a2179618afa}{PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509dd7b59452db9b752a4476ead4ecd1}{PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d33c9b627a71e2700b92a2179618afa}{PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea38e2db4485556e9afd4150e9f410}{PWR\+\_\+\+PUCRC\+\_\+\+PU13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509dd7b59452db9b752a4476ead4ecd1}{PWR\+\_\+\+PUCRC\+\_\+\+PU13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512943e419cbd638d6132b8f4c0d7f69}{PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87975ea24465572b410384628263eb}{PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512943e419cbd638d6132b8f4c0d7f69}{PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac17fcae122bdf758e1ebe5d15131596b}{PWR\+\_\+\+PUCRC\+\_\+\+PU14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87975ea24465572b410384628263eb}{PWR\+\_\+\+PUCRC\+\_\+\+PU14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de4fefb5083aa897c6c166a75488cb6}{PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3f030981d74c9eb62b7edabe47e833}{PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de4fefb5083aa897c6c166a75488cb6}{PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab0592f15fc3919c269f89dbfbbb352a}{PWR\+\_\+\+PUCRC\+\_\+\+PU15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3f030981d74c9eb62b7edabe47e833}{PWR\+\_\+\+PUCRC\+\_\+\+PU15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576e84cc390705ed5c86ac9f5b7bd640}{PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc521c14f90c27c4c97deb1aa298cd3}{PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576e84cc390705ed5c86ac9f5b7bd640}{PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf19c03f355595fe94bf88d2f3635d07}{PWR\+\_\+\+PDCRC\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc521c14f90c27c4c97deb1aa298cd3}{PWR\+\_\+\+PDCRC\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b95da9907637ccc6efd8bab5e01892}{PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90d51604c60dc6d8ec297f8fb155a9b}{PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b95da9907637ccc6efd8bab5e01892}{PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1d14b198926f28cb6ba79a3d39e670}{PWR\+\_\+\+PDCRC\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90d51604c60dc6d8ec297f8fb155a9b}{PWR\+\_\+\+PDCRC\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79c725a8460db1cac44f2e7f612ae8f}{PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985a08c2969bd5a0242a31d6987dae7d}{PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79c725a8460db1cac44f2e7f612ae8f}{PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d48bfbbeed282a3d27e7ad7afbd57c}{PWR\+\_\+\+PDCRC\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985a08c2969bd5a0242a31d6987dae7d}{PWR\+\_\+\+PDCRC\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab1d27359dfa01d62770f5546372b53}{PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e4e7929dc0ad5afb4f327d83cf98c8}{PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab1d27359dfa01d62770f5546372b53}{PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1aba7010bed582c742640c33b9a2461}{PWR\+\_\+\+PDCRC\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e4e7929dc0ad5afb4f327d83cf98c8}{PWR\+\_\+\+PDCRC\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd56cd215ff13435b4f8a07057a4e1}{PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb43d71a8c0c024f437001bb567b7b8}{PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd56cd215ff13435b4f8a07057a4e1}{PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44c8334eb583ca5ca8e93dc4e40b83d}{PWR\+\_\+\+PDCRC\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb43d71a8c0c024f437001bb567b7b8}{PWR\+\_\+\+PDCRC\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad656882c092c20d7934c118780fb0838}{PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d519933176da58e2d2c078f5d9eb4a}{PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad656882c092c20d7934c118780fb0838}{PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec009a2fe9d9b2ea09db1f185dba3f17}{PWR\+\_\+\+PUCRD\+\_\+\+PU0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d519933176da58e2d2c078f5d9eb4a}{PWR\+\_\+\+PUCRD\+\_\+\+PU0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e816ad13261e2627dce12f5613b933}{PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fed6ded509da9f52743fb3dc180fb7f}{PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e816ad13261e2627dce12f5613b933}{PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde0090cf6bfdbb67253cef05ca33de5}{PWR\+\_\+\+PUCRD\+\_\+\+PU1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fed6ded509da9f52743fb3dc180fb7f}{PWR\+\_\+\+PUCRD\+\_\+\+PU1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e1169f89c2fade28e60d17280b8946}{PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadded0c87cda196798e09377b98c2eb28}{PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94e1169f89c2fade28e60d17280b8946}{PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1986f6ede1947d946d788cda11d8cf87}{PWR\+\_\+\+PUCRD\+\_\+\+PU2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadded0c87cda196798e09377b98c2eb28}{PWR\+\_\+\+PUCRD\+\_\+\+PU2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e8f1097351b923169ead745dbb18da}{PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a83b7e8e99396f7eaf6c08cd6f8d9fd}{PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e8f1097351b923169ead745dbb18da}{PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28ce5e04a2065648ce6bcb8cd966fa48}{PWR\+\_\+\+PUCRD\+\_\+\+PU3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a83b7e8e99396f7eaf6c08cd6f8d9fd}{PWR\+\_\+\+PUCRD\+\_\+\+PU3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb79cdee2a23c946d1fbe504d59fa00}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb79cdee2a23c946d1fbe504d59fa00}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f536123f4db180005115066f224ab}{PWR\+\_\+\+PDCRD\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d08bd7a5a2174236f568fb78733115}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d08bd7a5a2174236f568fb78733115}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f1696de0249d1278c09aba65ea08}{PWR\+\_\+\+PDCRD\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7c3ea2ff6df5d154c8cb113e40c355}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7c3ea2ff6df5d154c8cb113e40c355}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5f536a9ed4498efc381b92ab2b142e}{PWR\+\_\+\+PDCRD\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394349ab7e96b6fd0359367b1f40c003}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394349ab7e96b6fd0359367b1f40c003}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abf4a6a4b4132dd28c49ed344532375}{PWR\+\_\+\+PDCRD\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9e088d981f33152d9f213d5cc515f8}{PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee756aacdfbf1ad4cf94b80042c6325}{PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9e088d981f33152d9f213d5cc515f8}{PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c99a9ab72532c8186d473f3bb814d4}{PWR\+\_\+\+PUCRF\+\_\+\+PU0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee756aacdfbf1ad4cf94b80042c6325}{PWR\+\_\+\+PUCRF\+\_\+\+PU0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9742eb3a8cbf7e1bb07c06e36f5b75fc}{PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb6b0fa5853d1784097fc36dc1e4ea9}{PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9742eb3a8cbf7e1bb07c06e36f5b75fc}{PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c96b86dc20bc53e8fda9354c692fef}{PWR\+\_\+\+PUCRF\+\_\+\+PU1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb6b0fa5853d1784097fc36dc1e4ea9}{PWR\+\_\+\+PUCRF\+\_\+\+PU1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5b19fb395fd0f6dab242063b184170}{PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf62c2604d05912f6f234ba5953e74c}{PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5b19fb395fd0f6dab242063b184170}{PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74b00c325a10469dc4a5d2b177603dc}{PWR\+\_\+\+PUCRF\+\_\+\+PU2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf62c2604d05912f6f234ba5953e74c}{PWR\+\_\+\+PUCRF\+\_\+\+PU2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab990af506e6999d0118130550acc5193}{PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1cd1bf771eb55dde8c34f1a76152bf}{PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab990af506e6999d0118130550acc5193}{PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb6af22a1f3005bf9bd52fda6911425}{PWR\+\_\+\+PDCRF\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1cd1bf771eb55dde8c34f1a76152bf}{PWR\+\_\+\+PDCRF\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac89e435cee72c7260102a62c4edc6b0}{PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6760bffc0a93838dc937fc4391946364}{PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac89e435cee72c7260102a62c4edc6b0}{PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga021e94adc92b34eafd09f59a056f1d62}{PWR\+\_\+\+PDCRF\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6760bffc0a93838dc937fc4391946364}{PWR\+\_\+\+PDCRF\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e75ab5dcb840d657440a1d7502fdd69}{PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11858ab211b1595ad56a67a41003f3e0}{PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e75ab5dcb840d657440a1d7502fdd69}{PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7eda4716fda2c075b6338889bbd352}{PWR\+\_\+\+PDCRF\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11858ab211b1595ad56a67a41003f3e0}{PWR\+\_\+\+PDCRF\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24995a185bfa02f4ed0624e1a5921585}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33c2b9f22004361c069c6cd35d14952}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33c2b9f22004361c069c6cd35d14952}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c32f27431ef9437aa34fb0f1d41da9}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6a84aa21bf04c2980e0bb9a441d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5a6a84aa21bf04c2980e0bb9a441d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ce41d86b3de48ec80f230381bcd5046}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga468823398f54d90a0769f9cc24327091}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955d82cf94af28b08afcb83a9f852f2c}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf010d03073d246be618d38dfc02e003d}{RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf45a431682229e7131fab4a9df6bb8a}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b35f100d3353d0d73ef1f9099a70285}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11714ac23d6cbef2f25c8b6c38e07f9}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf8f4f358e06d0c2b8a040474c0c75aa}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9969597c000e9ed714c2472e019f7df3}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99ebf56183320b517b804fbc76e8ce4}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6688742a2bc2e5ea2b702ce3e8ba2141}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4a13a545aa927c0798a8c9d2e19b9c}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a51d24a0526539fc1b887e495448ff}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c33c0fd16ffda9c72e5bfcf9fd664a2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa093104b6fe728a9316d2a91f9d093d2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb5ecf162fa836674dc702b33fd1dfc}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20b19d7f5baccc4a317b4f7c19d9f62}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638580a837912f0c0cd133f8131c26f6}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga709edde62af6d51899f6ee5b4d71fd92}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796dd9b257a665ff659f3fd40ad0eb2c}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdf632fe37d9899d684fc1a80073102}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6417d0cbbbb5895833fdf228bf7a9}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545703865fb4ca029ffc560de246032d}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34fb8669719bb81fd869780c725f61a}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a97e3b5287853cbb0f4cabc7122a9e}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa4114cb273eed7b2c46fe0827f5be6}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1261416d104fe7cd9f5001ffbf8330}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0495262b4cde5ca966447fedae87598}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3d2a015d59ca804bcb50e79e45a66b}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79d13a977d5b0c2e132b4939663158d}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea90553234b61ff6cb92638c953fd8e}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ea8e58acd3be7449d44ac374fc74c9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea90553234b61ff6cb92638c953fd8e}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4c209254b4d64fed532dc3b1b225cad}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739d2ec3ef025971724c56bd441a028c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd1090e3533051080ad6330c23bb1e8}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1acf457bc2a337808600a972dc3bc4}{RCC\+\_\+\+CFGR\+\_\+\+PPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f241e5b22a9461e4efec4196a98b7}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab5e75bd9dcdd02dd9c7b9e04adbf7}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f23373e286ede2b5cc0284317e828}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cbc29d047ec699803a691c9317ef24f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44f5b0b3eaa9d6f11eac2a8b1328cd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f40b0b45a8647419c0eb1adaf12298}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+NONE}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e06b54feb2732997394687699ed7bd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e06b54feb2732997394687699ed7bd7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e65d80de700a9c5f202f1c7c777679}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9f087fdb34b3295498a061a7d0f9c7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9f087fdb34b3295498a061a7d0f9c7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04599fc122337e5f3ee8979df0c822c5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4839d151670ea8577beeff3cdcfee}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac297881593ba1ee6d60869f9cc4ee9ad}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09fa6f143b4d402fb04f4c5ed79abc8e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67d9c488f8ce7cc078b2c7ca607d742}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141f250e20c86fe8bfd7298b94c9ce5f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141f250e20c86fe8bfd7298b94c9ce5f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa9da7446c63cd5b888d03a80171562}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c459dbcfa99d3854861a87cdcf75a39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37a46fade5761ec5777ac5d4be7e00e}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37a46fade5761ec5777ac5d4be7e00e}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac87846f04143aeef0fabf04ca6453f1a}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f495943190412c9844f8ca8875e4e1}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6f495943190412c9844f8ca8875e4e1}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a77e3588bfc97b548db842429f4f450}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c18da75896a86f2ce98bc6f6a724375}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c18da75896a86f2ce98bc6f6a724375}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac160361e00b75ce6f2b146aa28a9b1f3}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f679f47e2b8f7fb916eda21b8a75dd}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f679f47e2b8f7fb916eda21b8a75dd}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c561e89a201a4f7b3e3e2d06ef962}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4bb16a765fa054058945da510f669d}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4bb16a765fa054058945da510f669d}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e6e956551977ee6154c4079a2991ba}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4865182223e73ef6e2a647a888dd34d6}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4865182223e73ef6e2a647a888dd34d6}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f597c9d40c025a6695824b5da27c13}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4733b5ff45b14ebb2314e0b79093d351}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4733b5ff45b14ebb2314e0b79093d351}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1559f0774dd54852c12a02bf7b867b93}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae6bef7c81f7cc1783cd1009ec7f188}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae6bef7c81f7cc1783cd1009ec7f188}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035d773e029fec439d29551774b9304a}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4590e369304fa040f05dadcc99ca6fa5}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4590e369304fa040f05dadcc99ca6fa5}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d12419149aa1342fc0d0a79ae380c50}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe72cda820cd4ad01701e9f4fdfd2f}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffe72cda820cd4ad01701e9f4fdfd2f}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d094b6b47c90dbee84bd224018e019}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d094b6b47c90dbee84bd224018e019}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ca64b3739a65df1bdb70cec7be93d9}{RCC\+\_\+\+CIFR\+\_\+\+CSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ed769793b2b0929e760a1f76a72f1}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5ed769793b2b0929e760a1f76a72f1}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f50f7bc98c719172190873cc10bf5b5}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33c3a5054612b0f09f72d8fdbdf2a77}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33c3a5054612b0f09f72d8fdbdf2a77}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3873e100ebe8a67fe148de1c8a9caf}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fae4e0c0deabb9b1f6c7bea04ce59b5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fae4e0c0deabb9b1f6c7bea04ce59b5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab791dab5d2c0e53094c7150e96eb33}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439925a99f08c02cbb88b3b0f62d6db9}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439925a99f08c02cbb88b3b0f62d6db9}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c463351fe85650ed1f8e1fc9a1ce79d}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47609cc31b2f50e8c5c5868a104584fa}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47609cc31b2f50e8c5c5868a104584fa}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a9d7d137fc8b7e01af7aabc3d6d42a}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ed1bfd28891cf7dece35090d0c1ce6}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ed1bfd28891cf7dece35090d0c1ce6}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c21ea94e557cddcb31e69b7e5e190c7}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69c93975fed67f29f1e3624dbca5f80}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69c93975fed67f29f1e3624dbca5f80}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5effadce798e53ab37c5aea9300b3b23}{RCC\+\_\+\+CICR\+\_\+\+CSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15ae024de8da6714373fa1e5dccb8766}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15ae024de8da6714373fa1e5dccb8766}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed680945ce75921ac6e96daef1393250}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a585107f7a9ff2b34ff8669dbf1652a}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ddb15d329527367109c7380f3e35c5}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a585107f7a9ff2b34ff8669dbf1652a}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cc5ebc56679104889fa22e7ac56b4d}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ddb15d329527367109c7380f3e35c5}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46936c1d22c8a189479a074273e9962}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ea142b966cec45636f069cc354b297}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46936c1d22c8a189479a074273e9962}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd7143365e752aaa5c8586d7e1d2d96b}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ea142b966cec45636f069cc354b297}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42538e385be29058faf8f18154d82d}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c4dbabb381b4ae570db43456589efa}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42538e385be29058faf8f18154d82d}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26e9fc173b7010591fa2a85f8bb9eca2}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c4dbabb381b4ae570db43456589efa}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9067dc027f31a93adf8e822ff3b5bc5}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23f062c910cdc789081b80d58835382}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9067dc027f31a93adf8e822ff3b5bc5}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c9ef9d71ea21f69c85d747c51b9066}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad23f062c910cdc789081b80d58835382}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcce75788628e4673f50e067099323ad}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe718daa1e3a48277696c8a966305c37}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcce75788628e4673f50e067099323ad}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34066ed27da008a66a34723d8d7eae6}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe718daa1e3a48277696c8a966305c37}{RCC\+\_\+\+IOPRSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648f02c2e2112d42a051b4f9be1d1ffb}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5daedc1c964a6d1e35789ce3c9bd60}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648f02c2e2112d42a051b4f9be1d1ffb}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c9487ca04b0a1a992d0f2e00df739c}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace5daedc1c964a6d1e35789ce3c9bd60}{RCC\+\_\+\+AHBRSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f55361e0a5828382ace99cbba3fd4c}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78fb330ca029e8e10f9073e5fc2bff79}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f55361e0a5828382ace99cbba3fd4c}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a685d0179ded022bd830450f6cf0c7}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78fb330ca029e8e10f9073e5fc2bff79}{RCC\+\_\+\+AHBRSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4cf3cffb97606f4cede77caa849cf7}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2e30f4eedbfd579e4710ab5b023706}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4cf3cffb97606f4cede77caa849cf7}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e955ed3881dfd4a3a97b1bb13da0dde}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2e30f4eedbfd579e4710ab5b023706}{RCC\+\_\+\+AHBRSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3622c30cf8df5721b273fe511c00ec3c}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0902b4b73f84207c43b883a2a1d71e}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3622c30cf8df5721b273fe511c00ec3c}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02994806baab1d59ce466d1d68b9298}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0902b4b73f84207c43b883a2a1d71e}{RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd3b58568c766f780121eb4fe656a58}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09271efcb44e40353b5b4aef63157c5c}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd3b58568c766f780121eb4fe656a58}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa6ac70242216cf38b26813eae44391}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09271efcb44e40353b5b4aef63157c5c}{RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c26ad9bc591996987b90e474e7822c}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ef1145a6dc9770754b97cb7ae8782e}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c26ad9bc591996987b90e474e7822c}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b9932ad794e936d02cfb2d06e2bec2}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ef1145a6dc9770754b97cb7ae8782e}{RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac854f1bd09f4964982c1f6f35f84f9}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad416a87404d7bd919c691d3e9510084a}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeac854f1bd09f4964982c1f6f35f84f9}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a437b1b1be12043b06c060097ee0997}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad416a87404d7bd919c691d3e9510084a}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c476e5895b5e9464492ae7eaed34c5}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28a9aba6d3571cfab4882c5c44f95a47}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c476e5895b5e9464492ae7eaed34c5}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e4d16e480df3a94978a0b1f905b924}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28a9aba6d3571cfab4882c5c44f95a47}{RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a3a87f800463c324615edc5013ba1f}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e43a6f1ca891ef42b3284ec83eb3a8}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a3a87f800463c324615edc5013ba1f}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9642bafac5262d7161c39b8dff0c2b67}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e43a6f1ca891ef42b3284ec83eb3a8}{RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbb77d354a98da9a27b70f077b5373}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa010f3207da7ad13601469a1da727d86}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cbb77d354a98da9a27b70f077b5373}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074a08bb7cd0ea4490198e41b383b4a5}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa010f3207da7ad13601469a1da727d86}{RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a19ecb25ed89d7dfaaeffcb2cc1e85}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7401af2d045e9648180b7a3e7d80ed8}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a19ecb25ed89d7dfaaeffcb2cc1e85}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c568971a6ce2c89bb6587f7c860ad04}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7401af2d045e9648180b7a3e7d80ed8}{RCC\+\_\+\+APBRSTR2\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ad653cbb0ec2d96c7bce5350fb1294}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1099811fecf87bb5f7e068ec1673f435}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ad653cbb0ec2d96c7bce5350fb1294}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea304eb0d282ab32011e9c56eb76b0d7}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1099811fecf87bb5f7e068ec1673f435}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b367e2b8836799a2101b9ed3d5c0162}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c06f0cdc28b77e7143accc62652db31}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b367e2b8836799a2101b9ed3d5c0162}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4185deab269b48d707f07bdc8396a7a0}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c06f0cdc28b77e7143accc62652db31}{RCC\+\_\+\+APBRSTR2\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b31e044d7f59f2a6b4a61a3cdb94345}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0cee20871c2c9b51160ef8011044d}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b31e044d7f59f2a6b4a61a3cdb94345}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb888ea7292e3a5b8693b09784dd7b56}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e0cee20871c2c9b51160ef8011044d}{RCC\+\_\+\+APBRSTR2\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339d6d45be4d9f1d9315826555fd7078}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3e0e2f49cf7cf529b49b3f7c7ccb32}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339d6d45be4d9f1d9315826555fd7078}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a07ae9b4b068a094e9e606e2fea4a1}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3e0e2f49cf7cf529b49b3f7c7ccb32}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM14\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413015889e3b429fab90cdc8d2bc659}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560dd1d1f1c706a1615dbc7d37edc2ea}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1413015889e3b429fab90cdc8d2bc659}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b65ffa67d2eda41c25aa97f86850420}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560dd1d1f1c706a1615dbc7d37edc2ea}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM16\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88dcec5fa65e063c9064e5db769d5840}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed42ebd985d2a6b43a7a23efbf7bd397}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88dcec5fa65e063c9064e5db769d5840}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eac82e8f2ea5fa711b9da50702a5135}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed42ebd985d2a6b43a7a23efbf7bd397}{RCC\+\_\+\+APBRSTR2\+\_\+\+TIM17\+RST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75fc341fca6fe380d5687b2ebaffe4b4}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a8eb86b7ea4290723ce16079439e9f}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75fc341fca6fe380d5687b2ebaffe4b4}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cabd26f431c657f8203a3d9f319485f}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a8eb86b7ea4290723ce16079439e9f}{RCC\+\_\+\+APBRSTR2\+\_\+\+ADCRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89d5081d3a6cf9a10dbd9768f758e59f}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb7cbc3576cf4b29c898e96ac6fb78f2}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89d5081d3a6cf9a10dbd9768f758e59f}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e0e9624e69ff4289621254fa713d73}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb7cbc3576cf4b29c898e96ac6fb78f2}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27883762f18452339403a8469feb803d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680f1b838a7c7d916d0d1cd8ad8ae401}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27883762f18452339403a8469feb803d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66aefc56894e9e797a96ff9e3a954fad}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680f1b838a7c7d916d0d1cd8ad8ae401}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b09bdb64081105b63fb454df580def}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8643ea3c54ee768366d856c808ebcf1}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b09bdb64081105b63fb454df580def}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9299ea4e6a006e55d283100c2e656b1d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8643ea3c54ee768366d856c808ebcf1}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5592092ee0039500d4013659228c3d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357df9343975efbc637fe7c8810c11d4}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5592092ee0039500d4013659228c3d}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789058c061757d96aee97ecea898943b}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357df9343975efbc637fe7c8810c11d4}{RCC\+\_\+\+IOPENR\+\_\+\+GPIODEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9b4f24cd7ea36eed0f15c1f90935bf}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39364c8f24a930e55ab4fbdc99f6a275}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9b4f24cd7ea36eed0f15c1f90935bf}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a8b27c62fb23c2118d88b3eaaeb702}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39364c8f24a930e55ab4fbdc99f6a275}{RCC\+\_\+\+IOPENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209a543465500a77de162d3695ddd800}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209a543465500a77de162d3695ddd800}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0587aa806e1f7f144d8e89390ca5b7}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c1d96ed602c51442cd1676df42b054}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dd799aa337004e601c623fcfec0bed}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9c1d96ed602c51442cd1676df42b054}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d9c84356530f36e7b349d38c033928}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dd799aa337004e601c623fcfec0bed}{RCC\+\_\+\+AHBENR\+\_\+\+FLASHEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96fd65d0b137ac99606f110cdd781dc}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96fd65d0b137ac99606f110cdd781dc}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82a037ec42681f23b2d2e5148e6c3e0}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2391f9f4f9e178e60fc6ae8b0f5dc6e8}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb44de0c0557798c1aecfab10a905e6a}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2391f9f4f9e178e60fc6ae8b0f5dc6e8}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f1d5ec8eb20c9c8719d0dd04987993}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb44de0c0557798c1aecfab10a905e6a}{RCC\+\_\+\+APBENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae0522220988eef2c2f90ed4f4f555e}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2fa6a62547c54882c6b9abe6c2c465}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae0522220988eef2c2f90ed4f4f555e}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e4940e637f5d872919098290901cef}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2fa6a62547c54882c6b9abe6c2c465}{RCC\+\_\+\+APBENR1\+\_\+\+RTCAPBEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8f0d83854125bae59ddbc4f34a2d89}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea9ded955001ea842107910d1239fbd}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8f0d83854125bae59ddbc4f34a2d89}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb2f7345df75e3ea1aa6b00ae12cdd}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea9ded955001ea842107910d1239fbd}{RCC\+\_\+\+APBENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9c0b394d2a54a2f270a59bdb3bb88a}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b4a7ae308e39114fba414f68406119}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a9c0b394d2a54a2f270a59bdb3bb88a}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2b6ebd5f763811e7ad2e122f924bff}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b4a7ae308e39114fba414f68406119}{RCC\+\_\+\+APBENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db3c31cd9456f2cf0d1ff9b91149b75}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ed47585321001ce032654c9bbcd755}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db3c31cd9456f2cf0d1ff9b91149b75}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b93124bda3d29b9441f4fdfa27032ad}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ed47585321001ce032654c9bbcd755}{RCC\+\_\+\+APBENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1421a432876cdf7b1d55bf211b7b89}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31be4ee6e79a852b03fb1092f97ee1f}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1421a432876cdf7b1d55bf211b7b89}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab81b671b8acda0069ed928e7b2715530}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf31be4ee6e79a852b03fb1092f97ee1f}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcbe79721659e308a31d7a3c7cbe1c7}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3847ab1642a2b07fcfd0a5dc221bc92}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcbe79721659e308a31d7a3c7cbe1c7}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3578e2f41d9aeaf9acad97e4610634e}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3847ab1642a2b07fcfd0a5dc221bc92}{RCC\+\_\+\+APBENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3b1bd37b5f03c71f6a83c27f9eaec4}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba89e61867380fdf16cc6dc9af1c178}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3b1bd37b5f03c71f6a83c27f9eaec4}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6b84afa00844763d73ea36fb140758}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba89e61867380fdf16cc6dc9af1c178}{RCC\+\_\+\+APBENR1\+\_\+\+DBGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ce75469832b3ef580f656db338283fb}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a84216f8fb057e03c659becb3b30a5}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ce75469832b3ef580f656db338283fb}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99324657dd1adf8b0a3b55732055e6d1}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a84216f8fb057e03c659becb3b30a5}{RCC\+\_\+\+APBENR1\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66fa09c160e3c89346a0bdf2c7c7465}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1088105c52af96aa847b8ffaf414c818}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf66fa09c160e3c89346a0bdf2c7c7465}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9542ae577219d7d83e0bd18944136cc6}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1088105c52af96aa847b8ffaf414c818}{RCC\+\_\+\+APBENR2\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905751f87d7ef476f737be24b17cb3d}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b660fdee9beb731f8874a5f11c9773c}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905751f87d7ef476f737be24b17cb3d}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02b38d79863391d5ad0938e5542d0ff}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b660fdee9beb731f8874a5f11c9773c}{RCC\+\_\+\+APBENR2\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6482eff15ecd7d19a3ddca8ecaadf}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4994899c0fe7324c99b8fec892527d2c}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6482eff15ecd7d19a3ddca8ecaadf}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3df3dbadaf9d4b4f216280a04a38ad0}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4994899c0fe7324c99b8fec892527d2c}{RCC\+\_\+\+APBENR2\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d638daf6190b9079f18689b1e9029f}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39feb49bc1cd9dc330c70e289197caa5}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d638daf6190b9079f18689b1e9029f}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fc2200f262ff397292841a744c4bfb}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39feb49bc1cd9dc330c70e289197caa5}{RCC\+\_\+\+APBENR2\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7498daf36cfa17c0d121f37ba76a9}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23bc93e3ddc1c875aa55571503f1d77e}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7498daf36cfa17c0d121f37ba76a9}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bc9a6d6d688435b11f1dac7dcd029a}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23bc93e3ddc1c875aa55571503f1d77e}{RCC\+\_\+\+APBENR2\+\_\+\+TIM14\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ca2d606dd164de15ad92b6e5abed50}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca80189f017b0c732307f1432828ca}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ca2d606dd164de15ad92b6e5abed50}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2958e6568c987fe824d2f1be053809e2}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca80189f017b0c732307f1432828ca}{RCC\+\_\+\+APBENR2\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e8a1baa3d02f3ece603ba8e7e9bbd6}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2428576c9f5d2e570e4065bf3706d1fc}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91e8a1baa3d02f3ece603ba8e7e9bbd6}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf031737f9b3c60c563d03ed72cb950}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2428576c9f5d2e570e4065bf3706d1fc}{RCC\+\_\+\+APBENR2\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bdbca3f7e29a6c751d29a871b2350c}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17576a8b842648fc4e5250502e96e39a}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bdbca3f7e29a6c751d29a871b2350c}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a2058e993b3249fa8549ae59df6143}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17576a8b842648fc4e5250502e96e39a}{RCC\+\_\+\+APBENR2\+\_\+\+ADCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b17e561563731c3f4b8bac3abda14a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a075aa12e5cfef468fe51a8d896edd}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b17e561563731c3f4b8bac3abda14a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad799b65b7798bd3dc696561e5031bfc0}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a075aa12e5cfef468fe51a8d896edd}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43653f3e84607bedf16eaf8243a690cc}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18168017bd53b9824991d0ce380b86bb}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43653f3e84607bedf16eaf8243a690cc}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c607984a85e8c8fbd461b872fb083a}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18168017bd53b9824991d0ce380b86bb}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37503ccb45e1b9e5a79cc8cc156b3b1}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0a89ed2face068fe594b4e1fa780b7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37503ccb45e1b9e5a79cc8cc156b3b1}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3221e83e38ff2188b801dacba7fb84f7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0a89ed2face068fe594b4e1fa780b7}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c632ee6f47bf0cee99d0d7fcb62243}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478297b15b54b0f6cdb945942a7be4ea}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c632ee6f47bf0cee99d0d7fcb62243}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e4f54aea2f3c1f14a9159323723701}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478297b15b54b0f6cdb945942a7be4ea}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4346c47ae24da3ac2d1001cc1e6b1c}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d764c14de70182630a0a5e2b1e8d2ed}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4346c47ae24da3ac2d1001cc1e6b1c}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8029baefa5f18bdfea6aa4a553805401}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d764c14de70182630a0a5e2b1e8d2ed}{RCC\+\_\+\+IOPSMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c91f7be7813aa6e3373addee97e783}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6985dfb0aa5ab8f53997d5174642e65e}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c91f7be7813aa6e3373addee97e783}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b83a5e4d6c2d324e3e83cfa50338fe}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6985dfb0aa5ab8f53997d5174642e65e}{RCC\+\_\+\+AHBSMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90ba058382c17d8d45d26c323c9d77c}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5222c290b6eb942ccf514470728f88}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90ba058382c17d8d45d26c323c9d77c}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae5deb2bf72cd11dfed9d7f904543d2}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5222c290b6eb942ccf514470728f88}{RCC\+\_\+\+AHBSMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f94df39c3d57989066a6e5b33bb203}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ca97421c7c64eea81043d3598dd5}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f94df39c3d57989066a6e5b33bb203}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e12b4607165727c5d04296e397c534}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ca97421c7c64eea81043d3598dd5}{RCC\+\_\+\+AHBSMENR\+\_\+\+SRAMSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5e3dd050596c1c7ce1aeea4721bd8c}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb8ea5813f10b6f22b7c702de7f1e03}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5e3dd050596c1c7ce1aeea4721bd8c}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff99d66739b79a162ee5b96ed4e5a96}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb8ea5813f10b6f22b7c702de7f1e03}{RCC\+\_\+\+AHBSMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b55618507e23d51076e405967b9248}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dd34bc52abfea7bf8775a356017209}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30b55618507e23d51076e405967b9248}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce2f0de4e0df15a9e87d35fcdaf1481}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dd34bc52abfea7bf8775a356017209}{RCC\+\_\+\+APBSMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886437af2cc86e71663d6dd886d66757}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf25cb469d59bec6a52d9d4aff03f2e7}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886437af2cc86e71663d6dd886d66757}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f9e22d6f52028adabb4d3925613e90}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf25cb469d59bec6a52d9d4aff03f2e7}{RCC\+\_\+\+APBSMENR1\+\_\+\+RTCAPBSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1dd34d65e57fff87cd92a01e09933e8}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1cc90597fe76502a43dce0e0ff1768}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1dd34d65e57fff87cd92a01e09933e8}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60a7fdb060f7f47a04e09bca71940efb}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1cc90597fe76502a43dce0e0ff1768}{RCC\+\_\+\+APBSMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18805f2ddcb79b02b011a8d1d754c77}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298e108d9346a50676e9279b6bb1972}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18805f2ddcb79b02b011a8d1d754c77}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadb95ad4d059982851d9f92893fd18}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298e108d9346a50676e9279b6bb1972}{RCC\+\_\+\+APBSMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c981ea3d992811d22eb90f257184434}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4620954be80f7cfd458c921a00cb36}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c981ea3d992811d22eb90f257184434}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9baaea1d69e0f0742a8f5494a115989}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4620954be80f7cfd458c921a00cb36}{RCC\+\_\+\+APBSMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28639fc60843cc3c5c69ff70ea440f7e}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1e233768a364447524500a5dd0c223}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28639fc60843cc3c5c69ff70ea440f7e}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fd994772f8e4bf0571ae59198a5229}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1e233768a364447524500a5dd0c223}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27d57756df39c9f2af66345bfa144a6}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52043e5ee3dae87914418cf722d5c89b}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27d57756df39c9f2af66345bfa144a6}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c2d01472167cd009ff1df960f42996}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52043e5ee3dae87914418cf722d5c89b}{RCC\+\_\+\+APBSMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05d1564c8e4c9cc8c34a8cba32effcd}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260c9350fcb44d26cccb94fe3fd2e289}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05d1564c8e4c9cc8c34a8cba32effcd}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadef949dabb3b022492fa8693437f873d}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260c9350fcb44d26cccb94fe3fd2e289}{RCC\+\_\+\+APBSMENR1\+\_\+\+DBGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a485466c02e72e8979d2b3ae4f14c08}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a1f3e0971265a0cf4d66e13a786134}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a485466c02e72e8979d2b3ae4f14c08}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0392e29dad3dc4a2c68260c2c4f0e50}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a1f3e0971265a0cf4d66e13a786134}{RCC\+\_\+\+APBSMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90e3694c8caebf6189a10e4a2150ef7}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac545eb6d3745d61990678eddd9d4bfba}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90e3694c8caebf6189a10e4a2150ef7}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0780bc497f34d5ec9dd2531eefab2257}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac545eb6d3745d61990678eddd9d4bfba}{RCC\+\_\+\+APBSMENR2\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f16e7ed97c5b7cd8e4e61ae2cb5d474}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639fb56c47ceba2a6e0d95989c0c3a0c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f16e7ed97c5b7cd8e4e61ae2cb5d474}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae416903818139a5948149bbd74f78a87}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639fb56c47ceba2a6e0d95989c0c3a0c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740878c8f62c86a69b48fc2a138c68b6}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287c910770e7540bf14dc329fb5a7dd6}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740878c8f62c86a69b48fc2a138c68b6}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c49cfba4c4b2f15890098ff5d29501}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287c910770e7540bf14dc329fb5a7dd6}{RCC\+\_\+\+APBSMENR2\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac015329e895391f02e75a4acf79ba9c7}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4ea2e879163e6a930aa7d4012adecb}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac015329e895391f02e75a4acf79ba9c7}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b65ca8fc100c52d9ec2ff8435a4a8}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4ea2e879163e6a930aa7d4012adecb}{RCC\+\_\+\+APBSMENR2\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c536e1d01734329fb89178a834a842e}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fded1ea9e552039afd34773153dacda}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c536e1d01734329fb89178a834a842e}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e9c7bf2243c4ad07b6d154d1904e09}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fded1ea9e552039afd34773153dacda}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM14\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8bc154808d4b2358b41d5f9eff688b}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b3ce7ddc3c0f0f8d6634cda682bfea}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8bc154808d4b2358b41d5f9eff688b}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0599e05f2f0da2677ed2bd79671648f3}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b3ce7ddc3c0f0f8d6634cda682bfea}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ec57ea1a5744874c80d67e06c6a4cd}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488af6086927139df75ab77d1ea9bf79}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ec57ea1a5744874c80d67e06c6a4cd}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83625787a0c19dfd16bfe7fcb25c226c}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488af6086927139df75ab77d1ea9bf79}{RCC\+\_\+\+APBSMENR2\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac684fb2deb6110539213c7c509ef5d5b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde54eb7fe4657bbf46474d390770362}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac684fb2deb6110539213c7c509ef5d5b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8081eeef778404080c55db53731c5f7b}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde54eb7fe4657bbf46474d390770362}{RCC\+\_\+\+APBSMENR2\+\_\+\+ADCSMEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8412a25c5a3b6dd8c8298caca860c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27723a570f3d85fe192d4af59ebcda96}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d6642e349b787f27dba7198f0a93653}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef7a4fe3b16b355ef90e714eab06f3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28ac4eddbe086a83d22922f2a1a0d}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d23cc05f20af25673f982fce1a50096}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28ac4eddbe086a83d22922f2a1a0d}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5b01dcf9e78c02c362b8bc1b9d73f4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d23cc05f20af25673f982fce1a50096}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b1ca14a2fdb0fc162ce9be4d8906916}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28ac4eddbe086a83d22922f2a1a0d}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07f20e83d3d2693ee70eea1e0e1fa04}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56e28ac4eddbe086a83d22922f2a1a0d}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+S1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b65c3f939aa4de02340b35a065ee29}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf099a6eb7fd495afc545e4fcd9c875dc}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016de845d59f61611054d27511a3fa68}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d373419116fa0446eee779da5292b02}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8900b556c097b54266370f197517c2b4}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9e761cf5e09906a38e9c7e8e750514c}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425a5ddbf5a2d50a33c79c5f9d58f67a}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a5cfcc27fe5e48b07bdf1b26363409d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a5cfcc27fe5e48b07bdf1b26363409d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3371131b4dbacbab3f44241f6f05a35d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3371131b4dbacbab3f44241f6f05a35d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309cd200707f6f378f1370aa6d777d4e}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba11e8b21a7165e4b8e9a2cbf5a323d}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32e3fd78eebb6ac9bb446a9fdda3d0d}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac787de49ce5fa9a2e0123ddf33f4e26e}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be80b15f761bb4b08800a27c1edc126}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be80b15f761bb4b08800a27c1edc126}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab489bcd8bef87f479cdcc3802240aa0a}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81519864c39d624341e8e04f1e23a5db}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81519864c39d624341e8e04f1e23a5db}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55399cf055b6581bc74be6059cab2cf0}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc156654e34b1b6206760ba8d864c6c8}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68272a20b7fe83a0e08b1deb4aeacf55}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97ee308ed96cdb97bc991b34aa95be4}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fe64620e45a21f07b5d866909e33cb}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74fe64620e45a21f07b5d866909e33cb}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14163f80ac0b005217eb318d0639afef}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a45faed934912e57c0dea6d6af8227}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e26d2902d11e638cd0b702332f53ab1}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26546b87a4aa0bb5b67404ebed8501}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb4dbbb5960a41390a381504a112e00}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad26546b87a4aa0bb5b67404ebed8501}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e4e5a9b75f995cfe8af4201b1899a3}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb4dbbb5960a41390a381504a112e00}{RCC\+\_\+\+CSR\+\_\+\+PWRRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02078fdb0a3610702b75d5e05dbb92af}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb93c907ec9ca631e6657eb22b85a3}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a7079ba87dd7acd5ed7fe7b704e85f}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3b146c508145d8e03143a991615ed81}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2761b43e9b00d52102efb7375a86e6e0}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4887fc23a1888a9430bb25770f4c0272}{RTC\+\_\+\+WAKEUP\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac20072ff39de14b8bb381fa3886db8dd}{RTC\+\_\+\+BACKUP\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2920dc4e941e569491e856c74f655a73}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{RTC\+\_\+\+TR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{RTC\+\_\+\+TR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26458edfa3da49a421547e540b7fef0c}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{RTC\+\_\+\+TR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e72836e362ccfe5a927b7760fd14}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{RTC\+\_\+\+TR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf169c6a3845063073e546f372e90a61a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{RTC\+\_\+\+TR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d682cf0198141f2a323981ec266173}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{RTC\+\_\+\+TR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641ca04f0ccdab58ac9fe27211719a66}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{RTC\+\_\+\+TR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5251e75005627144d7a044045484ca}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{RTC\+\_\+\+DR\+\_\+\+YT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7ed9c50764bdf02c200c9acf963609}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{RTC\+\_\+\+DR\+\_\+\+YU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a117731b1eddef15cf9fa4f3c7a062}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{RTC\+\_\+\+DR\+\_\+\+WDU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751a29a9ead0d70b6104bd366b7ab6af}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d26f621d89bd024ff988b5ecab316ab}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{RTC\+\_\+\+DR\+\_\+\+MT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{RTC\+\_\+\+DR\+\_\+\+MU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5781bd4d99f08d25b2741a43c0e694a4}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{RTC\+\_\+\+DR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12b2bb2b80f5a17c4d6717708cf9d5a}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{RTC\+\_\+\+DR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4689a554a699f3df0a5939efdbebb94d}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8cf2c5e2058a406fcb12ef8263f4bf7}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{RTC\+\_\+\+SSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50176e9aad653ce5f16828a686a4cd5c}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50176e9aad653ce5f16828a686a4cd5c}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7330d8e1bf26d8feba7281a69360a24}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc6870c1bb5190ae962bc6fe0767b54}{RTC\+\_\+\+ICSR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed522c953adf878e7de8a4ee40c77b27}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed522c953adf878e7de8a4ee40c77b27}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2237e7a42cee007a2619d3b330f4da98}{RTC\+\_\+\+ICSR\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076ecc3440d5d0779a7e753e29ac926c}{RTC\+\_\+\+ICSR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4160e0bca02137c4125d8a420fcae95}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4160e0bca02137c4125d8a420fcae95}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga924a779262e796d444ee731b37055e48}{RTC\+\_\+\+ICSR\+\_\+\+INITF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c75b70ae25fadedf156679b7c1f54f3}{RTC\+\_\+\+ICSR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc3f013ee9718ae69dd861c899a78a7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc3f013ee9718ae69dd861c899a78a7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271ed3f5bed03ab8a770cccb6647358b}{RTC\+\_\+\+ICSR\+\_\+\+RSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead30cc12241f79f3c83a3a751d67fb7}{RTC\+\_\+\+ICSR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c0d3a3ca75b3e47d19ec237f07ac26}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32c0d3a3ca75b3e47d19ec237f07ac26}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9c92642fb82b05bcf144d455facf2e}{RTC\+\_\+\+ICSR\+\_\+\+INITS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710097f165af57b70e8bf5569c207a52}{RTC\+\_\+\+ICSR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b13041150c5a3fa4ca1e9b7b6882b1}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b13041150c5a3fa4ca1e9b7b6882b1}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a9b5897c45588cbb494d9bc3b39387}{RTC\+\_\+\+ICSR\+\_\+\+SHPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad828a4fea03ed6b0814754612bdbe55}{RTC\+\_\+\+ICSR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17987642401a314f72e2415d10485fa1}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17987642401a314f72e2415d10485fa1}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5694e6cd5c02911c3128555910debb80}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8844955c31310a194adcc869f93536}{RTC\+\_\+\+ICSR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d03407498a4ec3f3604efedd8c00df}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c945f9d38d934c1426bc98bef5b02f0}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d03407498a4ec3f3604efedd8c00df}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2b8f30e225d1181370882688e58c353}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c945f9d38d934c1426bc98bef5b02f0}{RTC\+\_\+\+ICSR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dfe12d5bbb5bcd16d2aa23bb2ce483}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cf5a69fa868dfd95c120b484ec3c68}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dfe12d5bbb5bcd16d2aa23bb2ce483}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6b054d0becfac4b64b5427027cf681}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cf5a69fa868dfd95c120b484ec3c68}{RTC\+\_\+\+ICSR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8240c029696ad91531c3fec1ef1e7fe}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga234f46098c91b34aa12502d70cdb93bf}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50a0fcd154d36aa0b506a875e8d100e}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{RTC\+\_\+\+WUTR\+\_\+\+WUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcff87e504709eb31156bb980f8d800f}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcff87e504709eb31156bb980f8d800f}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17707eb6fa39c0b51d394b5a0e9c144e}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e09851eac67b59b566fa6441300795}{RTC\+\_\+\+CR\+\_\+\+OUT2\+EN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb10ba165961aa26608a5df7c063fcb2}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb10ba165961aa26608a5df7c063fcb2}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892e6abf4b08f178e932c3ca2aa4f391}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fff27a46194cf7e54c5ea9e71ccaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+TYPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9598152eafcb76c4bc6a8aa2e7c6eaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9598152eafcb76c4bc6a8aa2e7c6eaf8}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352a9cb8aec3a7a72a1fe42522d60a7e}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7bb33cdcb9312219a2a26a247935c47}{RTC\+\_\+\+CR\+\_\+\+TAMPALRM\+\_\+\+PU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1335a4ec133e9130fc231e7c4ec96307}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1335a4ec133e9130fc231e7c4ec96307}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dec31097c149b56a79149ba888e2dfa}{RTC\+\_\+\+CR\+\_\+\+TAMPOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cdda7d78995d333a42e9436d5781882}{RTC\+\_\+\+CR\+\_\+\+TAMPOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b6f0a7ee505af1b1c7c24eb2be3984}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b6f0a7ee505af1b1c7c24eb2be3984}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9951b9b5ab363c7c68e6b95418be1f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714da5ae67763afbbf7370bcfe17c5f5}{RTC\+\_\+\+CR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe2238e3fe7714652026804af576d1f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe2238e3fe7714652026804af576d1f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fe4c391ecbb12afa9d760cf4073dc3b}{RTC\+\_\+\+CR\+\_\+\+ITSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e2706cb9754f06d60cb87d3ec364ac}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{RTC\+\_\+\+CR\+\_\+\+COE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{RTC\+\_\+\+CR\+\_\+\+OSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6513acc17cb4c17769ed5dcd03ebde8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013304c1d6002a7c9ec57de637def511}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{RTC\+\_\+\+CR\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ae962f1f8c748682a3136ea5ab76e1}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{RTC\+\_\+\+CR\+\_\+\+COSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd9f44a96fafedd6c89600a0a14fe87f}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e7a474de1a01816bc9d9b6fa7272289}{RTC\+\_\+\+CR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7614f35a94291525f1dd8cc8f41f960f}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{RTC\+\_\+\+CR\+\_\+\+SUB1H}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a33865dc30af95c633750711fc6d0}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{RTC\+\_\+\+CR\+\_\+\+ADD1H}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db8f745799c761201a13235132a700}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1432b0a0a031fe1143d153fe3073d7d2}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21245a52288246fbca5b954f38c65e8}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd69cebbc7fc4a81655a7e53a7284b70}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c6afbdb29aa5241dc3e52d28ce884}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{RTC\+\_\+\+CR\+\_\+\+TSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf919254119ed634798f3b936dc01e66d}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{RTC\+\_\+\+CR\+\_\+\+WUTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae534f6bb5933c05bc2b63aa70907bfb2}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{RTC\+\_\+\+CR\+\_\+\+ALRBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e3cfdf0409a6e26568fa59c9b5283b}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{RTC\+\_\+\+CR\+\_\+\+ALRAE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga262f18e12c214c9f172860b3a1234f0e}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{RTC\+\_\+\+CR\+\_\+\+FMT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace008c8514db9131ae301e7577979130}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae970d1c321c777685111e4a4f70ce44c}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{RTC\+\_\+\+CR\+\_\+\+REFCKON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a34610d5a2a22e66b027341ac6191b}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{RTC\+\_\+\+CR\+\_\+\+TSEDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30da1c2029c23889c4dd29ee8fa7eea}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8567138f5a3dddde68b6cdda56e41846}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{RTC\+\_\+\+WPR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5458d41d3893259a7c1adcb12626552d}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{RTC\+\_\+\+CALR\+\_\+\+CALP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ad4a6054ae32e1332b456d59e0aa36c}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{RTC\+\_\+\+CALR\+\_\+\+CALW8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac54a062e43b815b226acdb30888ca9}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{RTC\+\_\+\+CALR\+\_\+\+CALW16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{RTC\+\_\+\+CALR\+\_\+\+CALM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702670ae12e1600fea81ef41ea485fd6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043d4cba6c3d17ce136ed8e8fc6ae318}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0fdeb64a850c9840a1c140203e61d2f}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c6a72f9bab0b1783762c3c612d5a0e6}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{RTC\+\_\+\+TSTR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{RTC\+\_\+\+TSTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380cea6fd8d7736ad8d83bce9c6f4379}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{RTC\+\_\+\+TSTR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab82c3482dd42a99d0a28d52cfb89be11}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{RTC\+\_\+\+TSTR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41110f902c7d1b538021d157da48a23}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{RTC\+\_\+\+TSTR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4e4f24245be3e28d06c606bb1bd9e8}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{RTC\+\_\+\+TSTR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e53ced662f212e19f30ccf60fdf74}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{RTC\+\_\+\+TSTR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24f2a25eab6521118adf40765216cfe4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{RTC\+\_\+\+TSDR\+\_\+\+WDU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac365337a0d8e54ad40e3d4abeba10d33}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1a8d81075b72d48e99990de9a22f98}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{RTC\+\_\+\+TSDR\+\_\+\+MT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{RTC\+\_\+\+TSDR\+\_\+\+MU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30556fea7362882afb160a1108ef0539}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{RTC\+\_\+\+TSDR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d8e7630640b836002e20b25726e7f8}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{RTC\+\_\+\+TSDR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031ca4fddcc1f40b7db8b46ec32ed60c}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac381e2fe1c99a95a6a41f1845d6f207f}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{RTC\+\_\+\+TSSSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c443ed6c81b3ce75dd5e8dd97939fb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd589f750a310c033dafdab213642649}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{RTC\+\_\+\+ALRMAR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d605cd74901b7544c8a6cc9f446436}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{RTC\+\_\+\+ALRMAR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5a8a73b82a0e8c16f7f5dc35166622}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4744abec80afe01487c6133d9325f47b}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85bfa4c2296c553269373a411323b21f}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{RTC\+\_\+\+ALRMAR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{RTC\+\_\+\+ALRMAR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb1eb233c192d56b4a4f106b3fb4be2}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{RTC\+\_\+\+ALRMAR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914c62bbd3ce817fd1d6f871ed894222}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87ea1c4a907654aa4565047647afa30}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee274022f516021cba28dede0ff60450}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fd9dea59596ad989af2bce818b1b93}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbad0bb69a65557c15042154b66eab52}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d9812296958846b0fd24484b205ebd}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{RTC\+\_\+\+ALRMAR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f4084231cdc1f72bec8c63dac981a3}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b73051e1ea4d40a4877f9580c2eb63}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c69419fc862f5012e842942dd755be}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2383d51761039ce9b70e6a33bfde165a}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975a5ed682b832e8600dba67aa9ad37}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{RTC\+\_\+\+ALRMBR\+\_\+\+DT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade6a75b6e4614f322bf046e07cabc022}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{RTC\+\_\+\+ALRMBR\+\_\+\+DU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553d2edb82ee8d85c71f795276bb4bba}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2424f9d237a98722a6276d7effa078b7}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b091bf9f116760614f434cd54a8132e}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{RTC\+\_\+\+ALRMBR\+\_\+\+PM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{RTC\+\_\+\+ALRMBR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe2cd364c4d4701876832245cf20ce1}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{RTC\+\_\+\+ALRMBR\+\_\+\+HU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5880949c342cf52cc4596e73dc1f84e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c08763995ee18cb34d7dd04a8f2d0}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995f7d294d4b202db6a6c06c0c40b325}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec1334e452f9f973603fa7de232ec93}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46564dcbbf9eec8854fa091155045f90}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ce834a2d4f2d1b2d338b1e8da054d5}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{RTC\+\_\+\+ALRMBR\+\_\+\+SU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef14da4012b4e250c549154393537c3b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bedfef79d265b81f561e7f2c5a6249a}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f2a25c58bddba6df25d75825eff3f76}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465a7af4efbcfba11a655a4aa31cfee1}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465a7af4efbcfba11a655a4aa31cfee1}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051aaf50556af76e42bc4dd4e4638c12}{RTC\+\_\+\+SR\+\_\+\+ITSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81891aaef2c521eded8936e0679291e}{RTC\+\_\+\+SR\+\_\+\+ITSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a5efd62091459bba0dc124118208c}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a5efd62091459bba0dc124118208c}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e28555498ebc7a3adaa36d0a8ce034}{RTC\+\_\+\+SR\+\_\+\+TSOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf8d82295ff10ce4d17b6ffaaa4f881e}{RTC\+\_\+\+SR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bf968b86cf3d5a193b9ac2c29e48d4}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bf968b86cf3d5a193b9ac2c29e48d4}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7865113a9ca4faf8697aa627263cee39}{RTC\+\_\+\+SR\+\_\+\+TSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa320df04dd6aaa354e6b126d438c6}{RTC\+\_\+\+SR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209d901c04142c5c4ce7f735837872c2}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209d901c04142c5c4ce7f735837872c2}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565cba919762e70a1b454088efd8b1d6}{RTC\+\_\+\+SR\+\_\+\+WUTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d04ef6108b6dc8e83b8fdd4a2750ca3}{RTC\+\_\+\+SR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c7492a36d99bde2ed3c4dccaf63bd55}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c7492a36d99bde2ed3c4dccaf63bd55}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8259e3d637a017694fe4f3da856935c}{RTC\+\_\+\+SR\+\_\+\+ALRBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1123177d64462e844b9c7f164b7de7c2}{RTC\+\_\+\+SR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c2c59753defddeca43e3c8d24e433a}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c2c59753defddeca43e3c8d24e433a}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b04b7a9446308cba84f39750d3baa0}{RTC\+\_\+\+SR\+\_\+\+ALRAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb46128a8239337e94bbfac6690a0af}{RTC\+\_\+\+SR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8263ba3c5adbb4961d2f71e5b70c058a}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8263ba3c5adbb4961d2f71e5b70c058a}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02773c131960b4ea7475826c66b299b}{RTC\+\_\+\+MISR\+\_\+\+ITSMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52bfbe4e94b40097306250c3ce42e7}{RTC\+\_\+\+MISR\+\_\+\+ITSMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c8c7907f21ae6b5ca21cc07dce2c24}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c8c7907f21ae6b5ca21cc07dce2c24}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19476acd98d995ca756b10d69efa0f2}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7557aba50812f83d7e3d64efc2b0e22}{RTC\+\_\+\+MISR\+\_\+\+TSOVMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685343741e9e0532c2b01e177aef712a}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga685343741e9e0532c2b01e177aef712a}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a16f21d19b5309e896a2bd3f6186c6}{RTC\+\_\+\+MISR\+\_\+\+TSMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8dd591b72d4d45b04420d10a71acd75}{RTC\+\_\+\+MISR\+\_\+\+TSMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c7ea91b99c4a0af4b9cc146ffecfb6}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c7ea91b99c4a0af4b9cc146ffecfb6}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc34e442f8c4ac7c265e0a0612e427d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ca623f558f420eeba943e8644047d}{RTC\+\_\+\+MISR\+\_\+\+WUTMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91deba66095810be3699329adb07b42}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae91deba66095810be3699329adb07b42}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4065ac6def0b83a06c36826215aa8441}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32836d22c582dca1dc6dfd782b90772f}{RTC\+\_\+\+MISR\+\_\+\+ALRBMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc7029de1c88893ea5ad44f1539d821}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc7029de1c88893ea5ad44f1539d821}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f69a35969eedc5c6b838b7e34ade57}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ad43f9def2d370536f8ef8a067fc04}{RTC\+\_\+\+MISR\+\_\+\+ALRAMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2ccf0f8cb2b36368c889092b46ca6}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2ccf0f8cb2b36368c889092b46ca6}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375ec23d31dff4d3fdf77bfc79b8744d}{RTC\+\_\+\+SCR\+\_\+\+CITSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100b31a68264780c2c717f050041c85a}{RTC\+\_\+\+SCR\+\_\+\+CITSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cf4a0915e43c36cf38100e7d212168}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cf4a0915e43c36cf38100e7d212168}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae158f920db6192a5cea298c413eaa638}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae360137d8b42a9ab4dbe5ec5908a859}{RTC\+\_\+\+SCR\+\_\+\+CTSOVF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaddacdefbeab0f3c1dc8b5f35e33b12}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaddacdefbeab0f3c1dc8b5f35e33b12}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf0454cf14feb21eea98dde44587346}{RTC\+\_\+\+SCR\+\_\+\+CTSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d68e3c17ff48feb447a27e1be75b3c2}{RTC\+\_\+\+SCR\+\_\+\+CTSF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae582b4de4e95680fd5380ddccb3179a1}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae582b4de4e95680fd5380ddccb3179a1}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b90f9a88cae4496854e72899c27b71b}{RTC\+\_\+\+SCR\+\_\+\+CWUTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab69e8ae28c1b4ab6c572fad95afdd943}{RTC\+\_\+\+SCR\+\_\+\+CWUTF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5256f5a312640a5b3fbb85bc193b383}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5256f5a312640a5b3fbb85bc193b383}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1312fe3012372d9559db7a11150343}{RTC\+\_\+\+SCR\+\_\+\+CALRBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3ba328a0b2f55206a006575b7df4e1}{RTC\+\_\+\+SCR\+\_\+\+CALRBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d1d090c911dc85319b1c277b9eaafe}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d1d090c911dc85319b1c277b9eaafe}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8689ea45bac4bd6c90fb459de3c59e2d}{RTC\+\_\+\+SCR\+\_\+\+CALRAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaab8e18576cf9f38319bef566fc76b9}{RTC\+\_\+\+SCR\+\_\+\+CALRAF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6e19c5e983f911969fc145510a295a}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc6e19c5e983f911969fc145510a295a}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1748f790cfef882104296b61031f205c}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f438ad40ce76bf67fbb7531be73a11}{TAMP\+\_\+\+CR1\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5e2d2cd6d1be6fd66da7d2cdacf7bb}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd29dbf6023df48f66962f9817f9b7ac}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab4195eedc91a7953dfe5fc443b8bd2}{TAMP\+\_\+\+CR1\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d3c1119dd5c940403221fe822fa4fb}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d3c1119dd5c940403221fe822fa4fb}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4381d30702543c8b4e98701fa65e844f}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae567ccc24fd2c2c1d975f0926b12ac5b}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde7a1d45fa56cfefa07a55ea7f60b2}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd70f7600811dee4bb9a2b4cfad6ed8}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde7a1d45fa56cfefa07a55ea7f60b2}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1994f76cfbafc3e3db85a1e05e37d6b6}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fd70f7600811dee4bb9a2b4cfad6ed8}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP4\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076e1eb05c9c313be2e7697c8b8c0bb6}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076e1eb05c9c313be2e7697c8b8c0bb6}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58793f51f8b8116aee207b93046dbbb4}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga764a22fd71999a00b7560a3f1b4cfb40}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP5\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2996eb42ebc116fd15df07ebd8fca8c}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2996eb42ebc116fd15df07ebd8fca8c}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a6d0580f0587735433a4dae3745fa4}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc3b51a89e9951baaf1b6cbc3271582}{TAMP\+\_\+\+CR1\+\_\+\+ITAMP6\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed5e8aa6257bddd497a1207adc4abde}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed5e8aa6257bddd497a1207adc4abde}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c7f085ee768fa6eb0f212f022087fa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca897cf2862140894c71f8d5d3cca8f}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7a4f90cfeea34250853f1cf70102be}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d7a4f90cfeea34250853f1cf70102be}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70de8d09978068be03521b7085d61c3}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737e125303dba4862b8180c96641677d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d947f93551568a9c8221c9062e13ca}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2bd0fd3dfa008b56c26b232bd782aa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d947f93551568a9c8221c9062e13ca}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77069215dfbb87ad3c7920b2526645b8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2bd0fd3dfa008b56c26b232bd782aa}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df4f28aceb075a692b893585243668e}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395734d1d0f27e0b4f8f552ac7d0f400}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df4f28aceb075a692b893585243668e}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921281dcf55af10990f3e96723f76c50}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395734d1d0f27e0b4f8f552ac7d0f400}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37984bf229397f49d929a4c021b8676d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37984bf229397f49d929a4c021b8676d}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182facc5faa307d2985439e818db2c4a}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bded665f1738281a4beaa66b2231b}{TAMP\+\_\+\+CR2\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69c3e27b4eba44a4ef561aec11de1e8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69c3e27b4eba44a4ef561aec11de1e8}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga810f591823cfca2dbcddd2e94f6bb8da}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb06fe25ba898b65faa339babdda4}{TAMP\+\_\+\+CR2\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3667d4ea6dfd4223425d3c648332902d}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+0}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcb433cb1df98fe4643ee7650819fe1}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+1}}~0x00000002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga624f5675e876069ce2864841fb5799a3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+2}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552f83ca0bb591050b3b62f0ba1b9624}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074273c1ea0ed65de0f9ad0cddc2cc15}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d57c65e1bcbc78263afc4a2a5b58cf2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c756d1b062398ab07eb91427199ab3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+0}}~0x00000008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8c46e0b2a808d4ce1f23ec7eff9fba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+1}}~0x00000010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a8acf6caa091f7890fcd9de80e13ba}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4336408e093aa80a7a4e8f6331586537}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdce9e2efbb31a8979d187b2ec5430ab}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbb3d83271e00ddbd2394b30314d8af4}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+0}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2641bd7a30e8897cd60dc4981ff1060c}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+1}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139c98eed035088153494907225a1469}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aded2a3edef720b3fde44adc2a16967}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b23afddc14e563941ff31262aeef6c3}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cea92a942ae34823531dd06a370bbf5}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cea92a942ae34823531dd06a370bbf5}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce860f7de28618278c7c3624ef1f1b0}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4e6c9b994d4f42afb15065483a0d2}{TAMP\+\_\+\+FLTCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563ca75045b17aa28b4c28587a908aa7}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga563ca75045b17aa28b4c28587a908aa7}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792642e651d3a7ad078dd4676bd7e5a0}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e852ad37be831c5d07114ab03f967c3}{TAMP\+\_\+\+IER\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638f2e8e074c8cfb30c9aff0e5214902}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638f2e8e074c8cfb30c9aff0e5214902}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd83e8aa3da0e87d56f872593efab75}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219f1e26007d38201bfa11c2bb329c00}{TAMP\+\_\+\+IER\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2ed0f0f4533fd0bcc361c28b164aee}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2ed0f0f4533fd0bcc361c28b164aee}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c9a70f2b95745866f4cc2cfc32a0b4}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4968f4685ed249df061f4d998bc0fc7b}{TAMP\+\_\+\+IER\+\_\+\+ITAMP3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d575a87d33e3b7621c08d6e65002d25}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6b35d839c9da5d811c60020220c06c}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d575a87d33e3b7621c08d6e65002d25}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe517ed9ebecf07bb09920185d36ae0f}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6b35d839c9da5d811c60020220c06c}{TAMP\+\_\+\+IER\+\_\+\+ITAMP4\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ced3bcf2fafafd50954338b8c843fa}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ced3bcf2fafafd50954338b8c843fa}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee1a0931de53ecd43cce3e6fd1f23a2}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282cfc6b87a867f67b4d3ac63c0be0be}{TAMP\+\_\+\+IER\+\_\+\+ITAMP5\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52167e9473ac0989bdf548afe28c548}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52167e9473ac0989bdf548afe28c548}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd2ed81bffe206520efe169fa5425eb}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b7ba3c3b98d438333fc29a0b6b3c0}{TAMP\+\_\+\+IER\+\_\+\+ITAMP6\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b68119407a9c8a3d734e10e24e38a1}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b68119407a9c8a3d734e10e24e38a1}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8c6348c70f7cb1b77ec230a7b327a}{TAMP\+\_\+\+SR\+\_\+\+TAMP1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac56e9c3f88039b25514fba1485e105b9}{TAMP\+\_\+\+SR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1b6e14d4b39af465b42aa576e32b8f}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1b6e14d4b39af465b42aa576e32b8f}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba906cb02b9c301a234c1d1056631931}{TAMP\+\_\+\+SR\+\_\+\+TAMP2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee435293813e8d028dbb67f09ea3927}{TAMP\+\_\+\+SR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637fe38f0ebb86d165844f79f2a82cc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637fe38f0ebb86d165844f79f2a82cc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6add27bfd767ad4703d5a19db9f9a9dc}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b68fe2c935c236ed1134a3253bd5887}{TAMP\+\_\+\+SR\+\_\+\+ITAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eceaf72bdad4c832187ae447079382}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c3bc13739e73e0759f913341d19287}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eceaf72bdad4c832187ae447079382}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef4a641dfdd8decc5aff10c8630c897}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c3bc13739e73e0759f913341d19287}{TAMP\+\_\+\+SR\+\_\+\+ITAMP4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b54273b4a53daf411ab87b1e856adaf}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b54273b4a53daf411ab87b1e856adaf}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1edccee40c1de260277d8f61641e5aa5}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73591b34246e4f3856d6872c6ba764b3}{TAMP\+\_\+\+SR\+\_\+\+ITAMP5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4f9355ceb746b93e8194ddc317b679}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4f9355ceb746b93e8194ddc317b679}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5aa1aa48dca53d1c0926b4bdc43158}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef43ca61cb3e23a9141e59f23234d26}{TAMP\+\_\+\+SR\+\_\+\+ITAMP6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b76cd32cf982d8de01dac8ecff55cd8}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b76cd32cf982d8de01dac8ecff55cd8}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae14e657e3d53a1db6d475d9508779d}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18e7e8100fbc679cb3e2ed5dbc02060b}{TAMP\+\_\+\+MISR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa273ab1e3c8a226ea129ad18f206de}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa273ab1e3c8a226ea129ad18f206de}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5f07af28e21d97c6c93c7d7ce43d6c}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86e506c162b59201f135f3992cde63f}{TAMP\+\_\+\+MISR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05d42a1d01dadd0335e064358b98d70}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05d42a1d01dadd0335e064358b98d70}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71276de1250fe722d9c08b175c79a1eb}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad325e225877c2a14781b2233d11d2a15}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP3\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca81bb5a0be90cba7b2b7d936617d4e}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dc13864e15539fb5397e88bbbc2702}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca81bb5a0be90cba7b2b7d936617d4e}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55279cb0bcd1e17008f65e7a09909e22}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dc13864e15539fb5397e88bbbc2702}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP4\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8a0cf371cba6f3cba9b12ad7b5fd43}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8a0cf371cba6f3cba9b12ad7b5fd43}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a105fab26bd19c7e2958a7241341a}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a3a2912836d3b475cac6a5f5c921ce}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP5\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5cd161bcb46233f3891b81376d1256}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5cd161bcb46233f3891b81376d1256}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf466559b3e08103d70f2b2fea4592b3}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac524ca79653c89e34c8e1d9a0144f1c5}{TAMP\+\_\+\+MISR\+\_\+\+ITAMP6\+MF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cabdb97033da5e346566afbfc8291d}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cabdb97033da5e346566afbfc8291d}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33fe4cb087eaea6d219f5a9ef1ec39d6}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701877f32c5f1f851c084138388b1225}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23a2820c97dbd9215f89573f994e76f}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23a2820c97dbd9215f89573f994e76f}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50cab65b61650a424ced4f7939004e9}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a7c982b6b1ce61b44e025e81935acc2}{TAMP\+\_\+\+SCR\+\_\+\+CTAMP2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593453784e0284d3d0f51a093fd954ed}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593453784e0284d3d0f51a093fd954ed}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954c4f053670a7e20299b7bec7f62b91}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59e2ece4d3d12beb483c3f50e7090f2}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eb554164d9acf00828ddf52a64135e}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f1c3429941cd26e45268bfad52ee74}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17eb554164d9acf00828ddf52a64135e}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb07022a0af1f0f10bf9555c82ffc584}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f1c3429941cd26e45268bfad52ee74}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d10a431933093933b8012077d16f9df}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d10a431933093933b8012077d16f9df}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c6b070a4e6d5f92199a2a9b92f310}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4a564630b1d1061dd1ce19ec1d91d3}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP5\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61fb772c94bbd4b0d3fedf5b0cc6606d}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61fb772c94bbd4b0d3fedf5b0cc6606d}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9337b38b253a0898ed68cb95affa61c}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc391a375a4afc0ab8dcbe8254c7d20b}{TAMP\+\_\+\+SCR\+\_\+\+CITAMP6\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e842be843f6091f68fc193334dc06ea}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e842be843f6091f68fc193334dc06ea}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea260442c7008c59673a7229eeac24ac}{TAMP\+\_\+\+BKP0R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8306c6fb239b55d710249707d2c1a942}{TAMP\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f19ce93435ad7abb303d8a32ff5bf0}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f19ce93435ad7abb303d8a32ff5bf0}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e032ee44727d64dcb4e2c852e41d3f8}{TAMP\+\_\+\+BKP1R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b065f9e5d20e6e24c2cb15bfa83d16}{TAMP\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6f4b804f75f7098546735a10d1b0a}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f6f4b804f75f7098546735a10d1b0a}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85f99284579c57ae926488413dd7a3f}{TAMP\+\_\+\+BKP2R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ba4d9e980b03c556f748eb858b2dea}{TAMP\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc57a94eadc8e98bb27b49ed4ec54f}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc57a94eadc8e98bb27b49ed4ec54f}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e328f8371a8a2842ae849ca03b4536}{TAMP\+\_\+\+BKP3R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3db497a8d742ce7a2b1c6a5acbda0dd}{TAMP\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4850ae24ae56f1a3465d1b256f1c7d8a}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4850ae24ae56f1a3465d1b256f1c7d8a}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c6c7ddbbd4dd4d4c0c1d58e3cddbf4}{TAMP\+\_\+\+BKP4R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c184fa06f1a80f8c524e107b58c6369}{TAMP\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4758fe671118c1c69fafdf728d70aa1}{SPI\+\_\+\+I2\+S\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1d2c5a9e481ca06d0e29332f6f948a}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3274c0dce6293370773c5050f9c4be}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27567886a2c76d088e01ad16851cdb71}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a71c219a81b476e66c3579d72120b9}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f5515b536f82c1d91a64bd534030284}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982b564879d1dc60a3be787409df0c27}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99cf4909aa9307e01f61645451a9d0e}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2909290fab17ee930afc335811f574c}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd702fae4dcca65f3b43b2e02f67ee7b}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0d520a4bc6e5d181cfab0156888df5}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0d520a4bc6e5d181cfab0156888df5}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\+\_\+\+CR1\+\_\+\+CRCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280bd0e8bcc3a268fa3a17b684499d7}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cb3022c5e3d98cd81a7ff1cb087fac}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2975c27caad9e31aad719d78d591ac1d}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07c9facbfdb0a7d5d89b1fd6a3ef711}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3079c4eebd0aef7bd22817bb99f21021}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae89d7e48296566cd18fb7495a2c81}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d0f5f51a5804e1a204bf1643516896}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3d219a0dd2637fb87e10a081f4a298}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3d219a0dd2637fb87e10a081f4a298}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa192ac1c1066c8867a6fec7de630d222}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga632cdba8557df9c3bbd2561b93f4e0f7}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e1e16fa6007b96880333d0321c5971}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e9b00dc195c10d1baefd0687ab9262}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\+\_\+\+CR2\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d99d892c07e86bdec0167e55afefea2}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8140a279ef9c9bcbf108177185b95ee7}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8140a279ef9c9bcbf108177185b95ee7}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19fb6b0a429f5c9c32744b957921fb2b}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\+\_\+\+CR2\+\_\+\+LDMARX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e7407f185f89e5c5a82a7aa8141002}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\+\_\+\+CR2\+\_\+\+LDMATX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306a27b203d1275f848f2767d76c9e3b}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92e10388eb117c22b63994b491d9ec9d}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b742da8b06539f6119d020885a6e0c}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93586e3966e74b1df8dbda75e68b26f0}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411b6a4aa85d06e425050130f82db35c}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7ef73b03bbd542c54fc4e9c9124e73}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6137ac3afbbc8b50c7a998368d2cb9be}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8313629719f8dc81536dd8faa824e6c8}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0e70677f5775a55044111eb83e1ba6}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f440bc7e9a34e9094268fe763eeb53a}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66cece750fe7dcf3edf1bbb432c16c5}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ca6bca45cfdaed4a26fefc0da85f}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0244eb48f4c5158b03dd4b26cc0d2eac}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b80d92a2b51c4c61d5a646ac2b36129}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0e6e24778c36e45838350d052916d1}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea301a1a44423c53d2d388a9c7677bd}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a60bd1db55a2dfcf20a834e9ad05a66}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf83ceaefcb4190b2fb5ae09f659d8d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d794bb7f4327025db354ad26bf83986}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf486d8ce50abc465f372b6fcc7a0704d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7f5184bc8db838c594b07965e81619}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967de848b594a623b10019d912266ed3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443830d47e0ebc5e0141dad4a7d43978}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4f01c11a1364ad5c130d956d395ec7}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4f01c11a1364ad5c130d956d395ec7}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14494f9287d3fbe9a45086b1ce2bf37}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dc65165d65e19f30514bf67a9ccfcac}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+ASTRTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840a9d53e7de5f0de74d20d5e11e0fa}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb7274ed8833e66663a995ca074c1d9}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1219b3f0097930dd635f434a019d38c6}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5bf6592886caf0084ec852df151295}{SYSCFG\+\_\+\+CDEN\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e491769fbddf2ab68b1c8621e1c3dd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e0de710bb2fb84325c555e6c678bd}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e491769fbddf2ab68b1c8621e1c3dd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae844133af99402c342767b0406cb874d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e0de710bb2fb84325c555e6c678bd}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc84f4abe53c4d2516ab017626477817}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e491769fbddf2ab68b1c8621e1c3dd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51c3dbda77acf522defca9e8b8801a3}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e491769fbddf2ab68b1c8621e1c3dd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bace2bfc721a65ee1b8c340af8c65f8}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37168713b0326dc1141b2a1abecbf2f8}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bace2bfc721a65ee1b8c340af8c65f8}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe3903131e9fad916e455baff842985}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37168713b0326dc1141b2a1abecbf2f8}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA11\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460585e425ebdd7aeced041b1f432f26}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ebb2bc57b273fd6c59ec07868b2a4c4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460585e425ebdd7aeced041b1f432f26}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4371a505d41d5db9c3f7a895044f7b3c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ebb2bc57b273fd6c59ec07868b2a4c4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+PA12\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376ca372a33df3be6df14eb64887535e}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d8c0e0cb83f363734737feef3a40cd}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376ca372a33df3be6df14eb64887535e}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7177e17b6fc0241514b6667d318fe9}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d8c0e0cb83f363734737feef3a40cd}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85a0e68f3d69c3982f1b299bb92c649}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cad904b347aaff6dc7646dfa00c44}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85a0e68f3d69c3982f1b299bb92c649}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60f9d9a19609cd9f8720a0b07335045}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cad904b347aaff6dc7646dfa00c44}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a0d0596649da4f30605f2c68cf4db4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85a0e68f3d69c3982f1b299bb92c649}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba055ff7faab7019755d148a17be370}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85a0e68f3d69c3982f1b299bb92c649}{SYSCFG\+\_\+\+CFGR1\+\_\+\+IR\+\_\+\+MOD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1899e756148f7c17d240ef52344a184f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1899e756148f7c17d240ef52344a184f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga826fba242f6edc42c0c6895d42f5c2b0}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga826fba242f6edc42c0c6895d42f5c2b0}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a42ee69d7be6f9390bfd8c1970edc1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a42ee69d7be6f9390bfd8c1970edc1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf79aa03fbdd4e3c09c11c4a8c59440ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf79aa03fbdd4e3c09c11c4a8c59440ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a527d4fff85610f26103ebf330047c5}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a527d4fff85610f26103ebf330047c5}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e370599c91d80625491b2e3ad7669f6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e370599c91d80625491b2e3ad7669f6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88009c154ecd16c483f8d2a4af002dce}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88009c154ecd16c483f8d2a4af002dce}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff8a32ecb68e0fcd9c99936f36aa5b9}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bc93382e6ebba8f4a16c1f87e20bb7}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ff8a32ecb68e0fcd9c99936f36aa5b9}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a89de3f7d1d3c4e38edab2784be3ac}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bc93382e6ebba8f4a16c1f87e20bb7}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc4c01e4ca37f112c3a7b33be023a0f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f68933a1926e36161a6540d0a88b0d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dc4c01e4ca37f112c3a7b33be023a0f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ef23809f7b83bb7e70f95edf17478f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f68933a1926e36161a6540d0a88b0d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PA10\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c802b41e1bc7fa89de9319e296d73}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c802b41e1bc7fa89de9319e296d73}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588495646475add997a5175ea2f87234}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588495646475add997a5175ea2f87234}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa719052c0d5d3f901424ce0809e085ed}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa719052c0d5d3f901424ce0809e085ed}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d49969c9310a2cede78a3636ef4d8d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d49969c9310a2cede78a3636ef4d8d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e1419250d7f87bdae8b2a6d91b5e98}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SRAM\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e32d9dafb613028eef0eb5470ffb151}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7eb481abb98fd8249367a042bd22dc7}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e32d9dafb613028eef0eb5470ffb151}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00010000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d622d3498f8f5018aaa2499705d0138}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7eb481abb98fd8249367a042bd22dc7}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA1\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30323f14276a92db12efb980fad1e90b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad561b9146d33027f0f9c18e16138748b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30323f14276a92db12efb980fad1e90b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00020000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad370ddeaa0b849b5aba7784949bb89a4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad561b9146d33027f0f9c18e16138748b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA3\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad662663fddc27f3f685a988bbeb2c600}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627b12e6d7e2d7409233c049fb36889c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad662663fddc27f3f685a988bbeb2c600}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00040000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5413b0b86c27a063c14975ca5c06e}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627b12e6d7e2d7409233c049fb36889c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA5\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d37e9e08183ea5356af914d410ce9c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6a3a69a73412fdc130b9a8d6ac889e}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d37e9e08183ea5356af914d410ce9c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00080000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8be2932e7c27d2e65c12a7d23c3aff3}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6a3a69a73412fdc130b9a8d6ac889e}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA6\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33967096ee1576ae953d3f9c1a1732a9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbcdc476f5cb8272224c73635d8fd9f}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33967096ee1576ae953d3f9c1a1732a9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Pos}})  /\texorpdfstring{$\ast$}{*} 0x00100000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d4b86590e05880432bb2266e7f77f2}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbcdc476f5cb8272224c73635d8fd9f}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PA13\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9993af8b994f021a6c773cc9fe6f91bf}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab442dcd6a0ab807b39108d5ccf37ac0a}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9993af8b994f021a6c773cc9fe6f91bf}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00200000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga120fcd976feb255bc3ea0fa67702ddbf}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab442dcd6a0ab807b39108d5ccf37ac0a}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB0\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3872ea6a3529a44d88ed020f9a8e5c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a836e8ba2dd7b7a9e0728013267ad20}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3872ea6a3529a44d88ed020f9a8e5c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00400000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6e295d345f1c34f869fc0c14dd667c}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a836e8ba2dd7b7a9e0728013267ad20}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB1\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64239ad13b7626cc3d452ff4b7ffc7da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec509e557583ba0388252a9416085a1}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64239ad13b7626cc3d452ff4b7ffc7da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Pos}})   /\texorpdfstring{$\ast$}{*} 0x00800000 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89164687d1920904bf5335d218f77a9b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec509e557583ba0388252a9416085a1}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PB2\+\_\+\+CDEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f79914c59921aea7515f1e8d061296}{SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72938fa1a37291f53068dfb1cac9fc4}{SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f79914c59921aea7515f1e8d061296}{SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga223647ca8a84874004d06190ae5055a0}{SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac72938fa1a37291f53068dfb1cac9fc4}{SYSCFG\+\_\+\+ITLINE0\+\_\+\+SR\+\_\+\+EWDG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452d0742d8f7c937992cfd9df0f158}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd80a0fad892439795a09376894b501}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452d0742d8f7c937992cfd9df0f158}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0337a756d4fc45703a75a92db6eaa5a8}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd80a0fad892439795a09376894b501}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+TAMPER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a604be4c7ebbd31f9b7c5451da7359}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9900dd7fede47e0151a3c921e02bf27a}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a604be4c7ebbd31f9b7c5451da7359}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28066b1843d51b8239a29dadda5fcae9}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9900dd7fede47e0151a3c921e02bf27a}{SYSCFG\+\_\+\+ITLINE2\+\_\+\+SR\+\_\+\+RTC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041c08933462e63656cc7734f1205c89}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798446ebe320d79bdbc5f08651f9b13d}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041c08933462e63656cc7734f1205c89}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad89435ecedc79ef7795c2c9ee3cb8baa}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798446ebe320d79bdbc5f08651f9b13d}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b2962f70ed1e9cfef5e0f758935b6a}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc2db4d60e0766565b87de05ce4b93f}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b2962f70ed1e9cfef5e0f758935b6a}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga330f14c7905da944f8cdf4c10ff60665}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc2db4d60e0766565b87de05ce4b93f}{SYSCFG\+\_\+\+ITLINE3\+\_\+\+SR\+\_\+\+FLASH\+\_\+\+ITF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1396ab3c21a559323145491f71a30d1c}{SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f86c3452be8f130b10416169e7460b}{SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1396ab3c21a559323145491f71a30d1c}{SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb55e04a5068985ac5c753a73a296238}{SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f86c3452be8f130b10416169e7460b}{SYSCFG\+\_\+\+ITLINE4\+\_\+\+SR\+\_\+\+CLK\+\_\+\+CTRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1197ae07f28df07b4960fb3714cba248}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3ca86b0258cf97a8a070d5ca6ca041}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1197ae07f28df07b4960fb3714cba248}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741120faa5773084b5907d2ceabe3d98}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea3ca86b0258cf97a8a070d5ca6ca041}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8a4e44f845495fc6eb1ad2389fbe32}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cbfb5588a7afe3b53fa067ef39424b7}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8a4e44f845495fc6eb1ad2389fbe32}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126917c002628d929d29ee5dbcf2c615}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cbfb5588a7afe3b53fa067ef39424b7}{SYSCFG\+\_\+\+ITLINE5\+\_\+\+SR\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1355081741673fe49e1a8e696488cfd}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319d2c8a02ebed8694bc9d981afbc5fa}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1355081741673fe49e1a8e696488cfd}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818edda0a7662e459ca90685f6c9d761}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319d2c8a02ebed8694bc9d981afbc5fa}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef90de489428bcf96a11275ebbeb978}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee90e3106fac126e501b3589d1a109ad}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef90de489428bcf96a11275ebbeb978}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835c72678133096c8deee4fd25064b69}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee90e3106fac126e501b3589d1a109ad}{SYSCFG\+\_\+\+ITLINE6\+\_\+\+SR\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2842427d2a4260d1c9019a57c09d615}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300ff452b6963e53aa1d9510dd872211}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2842427d2a4260d1c9019a57c09d615}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bab34ab51b9f38f9b67494a2b0dc4a9}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga300ff452b6963e53aa1d9510dd872211}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4865131795ae361e0f7f3d6e73a37d66}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6304de67312198963f32b3a7acd4fb89}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4865131795ae361e0f7f3d6e73a37d66}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e2c33ca18e282bd1f13c984d11df903}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6304de67312198963f32b3a7acd4fb89}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a40de32549e967a220f217c22e27e58}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bbb0f30a5d97bd2ebab6b23d7c1b1b}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1043d8b2f3862af68406e56d19d7e339}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a40de32549e967a220f217c22e27e58}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba14be4fb77474e15ff3d2d3b37ccb4}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e24473f96663a03d27a289c57b18de}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba14be4fb77474e15ff3d2d3b37ccb4}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b1ce1123491573a51ab24a5115c0d3}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e24473f96663a03d27a289c57b18de}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f13ef4f79befa5c886c92b2a9e01819}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4813c0dd6683d7902287cd6ab72c477}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f13ef4f79befa5c886c92b2a9e01819}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f359bf6ff0d2ff7f68238361302eae}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4813c0dd6683d7902287cd6ab72c477}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ed62153caec0d9a5bd7d4121acefee}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae97448ebd2b0c9511dbc75d607dfc7b}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ed62153caec0d9a5bd7d4121acefee}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4cb76d27712a0b1daebb613216e911}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae97448ebd2b0c9511dbc75d607dfc7b}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ecdd6a5e078e4bd639cfea660d1141}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8382db0073e6ca2aee4e52ef2999dae}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ecdd6a5e078e4bd639cfea660d1141}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1806d027733dbb7b7568034de57479}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8382db0073e6ca2aee4e52ef2999dae}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cedec82468dfdf44604b811b8f46d3c}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab32905ae0e92d9bb5b893919cb690c5}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cedec82468dfdf44604b811b8f46d3c}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93431885ad913507a2e27abb2f2c08f}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab32905ae0e92d9bb5b893919cb690c5}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e97e2b8bbc81a4a07e462f15b10c81}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c202b234ae703d15fdf6ee46012578d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e97e2b8bbc81a4a07e462f15b10c81}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796bed258b2c8dc344eaed9bb5b29a7d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c202b234ae703d15fdf6ee46012578d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe8bfccb398ad98a07ea41e4d80c44a9}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5674e35868b5b8920f517d85e376be5d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe8bfccb398ad98a07ea41e4d80c44a9}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8862768adb5419a9ca7029d3c8c28d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5674e35868b5b8920f517d85e376be5d}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6f4064610e9043337741ffc4352a48}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2eca07e0913a6e739b12ae423058ff}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb6f4064610e9043337741ffc4352a48}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga726ba17f8be1fcc6ce8f02d5a14232e7}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2eca07e0913a6e739b12ae423058ff}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4881581d4df1794ff11c7470b38b38a5}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad3b02c556949072195c2154e2cd45f}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4881581d4df1794ff11c7470b38b38a5}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f0041357cc7fc4899359dd6f529496}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad3b02c556949072195c2154e2cd45f}{SYSCFG\+\_\+\+ITLINE7\+\_\+\+SR\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92becf0a949a6ac19877380b90c2006f}{SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac527a60d1a231e1f0eadb1b174693d01}{SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92becf0a949a6ac19877380b90c2006f}{SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9085372238829d2971c78066739d591c}{SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac527a60d1a231e1f0eadb1b174693d01}{SYSCFG\+\_\+\+ITLINE9\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4563907f79847f24737f73ce7618cee0}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2207703fcbc39308dabab4bcaee5220}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4563907f79847f24737f73ce7618cee0}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0dffe393973568471ced0832a8d0cc9}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2207703fcbc39308dabab4bcaee5220}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2157d4ed7e5d5826fda4ee4107f732}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e606cea8f58ddb1e5ee7009658a0ec5}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2157d4ed7e5d5826fda4ee4107f732}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2953ba8c131e3e72e9a95bd9790fc5}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e606cea8f58ddb1e5ee7009658a0ec5}{SYSCFG\+\_\+\+ITLINE10\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eac1ad6a6d3fd0a93079f3c24ffda1b}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3842facb0ce00757849754250b8efff9}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eac1ad6a6d3fd0a93079f3c24ffda1b}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05845da6f8b217eeb74b435eb6b798b7}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3842facb0ce00757849754250b8efff9}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMAMUX1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966ff113e45d9ad98e90417b3b1de874}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e5a2b4184449a40af909e630ab34a}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966ff113e45d9ad98e90417b3b1de874}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d57fa71b228f255df4a9b8a64bdea8}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e5a2b4184449a40af909e630ab34a}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f27e6d392d14c7d9aa15307fe0b6633}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07a119d1f49570ed0f801cb62e09bc6}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f27e6d392d14c7d9aa15307fe0b6633}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec2b0d202418ed25ca8718c8db9b097}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07a119d1f49570ed0f801cb62e09bc6}{SYSCFG\+\_\+\+ITLINE11\+\_\+\+SR\+\_\+\+DMA1\+\_\+\+CH5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d67e6e672b09ec5a9b46243e0aceab}{SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70edfee41a768fdacbbbbd04268d69c1}{SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d67e6e672b09ec5a9b46243e0aceab}{SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85532ebb0901b3dec2ab54d09f756c7d}{SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70edfee41a768fdacbbbbd04268d69c1}{SYSCFG\+\_\+\+ITLINE12\+\_\+\+SR\+\_\+\+ADC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216464a384a30029adef06b13292f57e}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0002cfbb462f4544478f933d14c0d8af}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216464a384a30029adef06b13292f57e}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d826ca1e3928f27b9c6bb127f5f5ea9}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0002cfbb462f4544478f933d14c0d8af}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CCU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ce5554dd672ea1371e76440d00d640}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ec853a448135e0aace30110f34dde2}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ce5554dd672ea1371e76440d00d640}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga266ce23fdd3f44d8b7e8ebaba640fd4a}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ec853a448135e0aace30110f34dde2}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+TRG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3ccdb747f8b515bcb8ab7d37b24910}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ae35242868d08408034bf48ff6541f}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3ccdb747f8b515bcb8ab7d37b24910}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6aa553c29fd6e0dac1aede3dfea6f4}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7ae35242868d08408034bf48ff6541f}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+UPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab28b8d5703b271ca9eecd75d4c4b08}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0347556a9f0a0a41277ff0aa08750f3}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab28b8d5703b271ca9eecd75d4c4b08}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace238071b9632a9b822bcfdc82e8463e}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0347556a9f0a0a41277ff0aa08750f3}{SYSCFG\+\_\+\+ITLINE13\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+BRK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511e309876f90adb2d76a150debf2cc0}{SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e339104d5a9a745bd4b35ba6b6926}{SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511e309876f90adb2d76a150debf2cc0}{SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5eb8f269036a43dbd6964511524a62a}{SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e339104d5a9a745bd4b35ba6b6926}{SYSCFG\+\_\+\+ITLINE14\+\_\+\+SR\+\_\+\+TIM1\+\_\+\+CC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ae17d3a281c5a0f1fd4bdc139e174b}{SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782a910528d9c041cc5dd3facc794b28}{SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ae17d3a281c5a0f1fd4bdc139e174b}{SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7534fecc4a4c921321398a1049143f21}{SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782a910528d9c041cc5dd3facc794b28}{SYSCFG\+\_\+\+ITLINE16\+\_\+\+SR\+\_\+\+TIM3\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeddf873990b50e1c17c2dab5fb1316e}{SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14d446baaff6deadd685b9296dae663}{SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeddf873990b50e1c17c2dab5fb1316e}{SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05c22c12fcfcd060b88fd00d5e07ce80}{SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14d446baaff6deadd685b9296dae663}{SYSCFG\+\_\+\+ITLINE19\+\_\+\+SR\+\_\+\+TIM14\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1d2e0b7e00c70a0b85be20c176f393}{SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad968dc69f78deadf3214b105dafad3b1}{SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1d2e0b7e00c70a0b85be20c176f393}{SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab10211329fcc785b31236c23e73d7934}{SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad968dc69f78deadf3214b105dafad3b1}{SYSCFG\+\_\+\+ITLINE21\+\_\+\+SR\+\_\+\+TIM16\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad94ff3771b5df387a1782c394bddd6bf}{SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d52bb710b7e4f8c3d3354d39916240}{SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad94ff3771b5df387a1782c394bddd6bf}{SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83c07f6948e9a5349c7ca5c614be6a}{SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d52bb710b7e4f8c3d3354d39916240}{SYSCFG\+\_\+\+ITLINE22\+\_\+\+SR\+\_\+\+TIM17\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9821be5cff8fe91523099eb1d13ed4b7}{SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85fe7295ef9d4b742cb79e8f4044219}{SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9821be5cff8fe91523099eb1d13ed4b7}{SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaeff4b6c8faabc32ea45159ddef6368}{SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85fe7295ef9d4b742cb79e8f4044219}{SYSCFG\+\_\+\+ITLINE23\+\_\+\+SR\+\_\+\+I2\+C1\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cc6b266ee936673f6076ec7a6539dc}{SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95848d4e216d298a37df86bde184d6b0}{SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cc6b266ee936673f6076ec7a6539dc}{SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593b370eb8fd5418349c55f5df9f63df}{SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95848d4e216d298a37df86bde184d6b0}{SYSCFG\+\_\+\+ITLINE24\+\_\+\+SR\+\_\+\+I2\+C2\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7095022f3f6511f4a6364146d6af428c}{SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679316e851a78ee5177e02d3e3118f2c}{SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7095022f3f6511f4a6364146d6af428c}{SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f4c89fed1557294a22728428752a295}{SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679316e851a78ee5177e02d3e3118f2c}{SYSCFG\+\_\+\+ITLINE25\+\_\+\+SR\+\_\+\+SPI1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037556e26cb904a484a69a79b350ad63}{SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cd066629bab4fa413273ce045a677f}{SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037556e26cb904a484a69a79b350ad63}{SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e2ae78b58e2f78285416663156cb93}{SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7cd066629bab4fa413273ce045a677f}{SYSCFG\+\_\+\+ITLINE26\+\_\+\+SR\+\_\+\+SPI2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f09837c20ae40ae14e5d8db21c6c35a}{SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3492bc24c188db39bb05812733a1f6cc}{SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f09837c20ae40ae14e5d8db21c6c35a}{SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78edd382629b8d278327a9ff9f5cfeae}{SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3492bc24c188db39bb05812733a1f6cc}{SYSCFG\+\_\+\+ITLINE27\+\_\+\+SR\+\_\+\+USART1\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e11ae37ec9ecd7efc3a9f47c3ce75d}{SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee60159da5b008e3f58d90e4697ffbd}{SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e11ae37ec9ecd7efc3a9f47c3ce75d}{SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfd80da7db6145a4437fa148452a5a8}{SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee60159da5b008e3f58d90e4697ffbd}{SYSCFG\+\_\+\+ITLINE28\+\_\+\+SR\+\_\+\+USART2\+\_\+\+GLB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdca91d88f73215ab00bc9a84938584}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014a0f9d40c6a34b7fdf70bd8908d14d}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68d9cdf8e673e01035272fa228ab239}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cae3644294078a1a12ac19f86ece98e}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga161776b682c51f69581800125bf89a48}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f425763d1d4c1483ca41a34cda2b2a}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517317561e18e823ac75a35ae05b2c29}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3940e6580a2f924894f6f2f80ca856}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf464343e7584974eb24dd05fadeb3edc}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf464343e7584974eb24dd05fadeb3edc}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a631cdfa58f91c731b709e27ee6d0d}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944661589a5e77ab328c5df5569d967a}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159a232ac14d50dc779712b5917e2ab5}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e8f8be33b5a8e48b67524b93e521a91}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493bce1bb3c1243de9e4a9069c261e54}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a3877d7270c1ddf25da016cc40ed21}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820e5a3fe5cf4265bc144c8bd697d839}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e01ac6a03a0903067f24c11540e2f0}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d70395acf83574da7c53ca126bdd4d}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56da9ea6f82692b87573a45abab7447}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0849600336151b9eb3a0b405913bdd96}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab672f9b97f3346360d6d740328a780f7}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f8a9d183deacc7abfe7233e6f55df}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f8a9d183deacc7abfe7233e6f55df}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306dee1554fc8797ff3ce61ccbfd8b2f}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4e2d35d6e1cb12cb78e7abfc276d14}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40905e02ce0cff7e929a9e78e7f46bcb}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea721a2c84d19eb7ccb3a75b4262f5e7}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\+\_\+\+SMCR\+\_\+\+OCCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x30007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x00001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x00002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x00004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6abf2e23327e612d1363e664bf1e1221}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+3}}~(0x10000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf33c88c2d65cf2bcf20dbf80f4ea60}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+4}}~(0x20000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcaa765c40260187fc144e9e8138cc4b}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f429175a5ab1cfb78af1487d8b187}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb493ebc2ecb4f3759eb97f9496a1dd}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f059d7026ed8c8b644ec62d416323b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef2d4adcfd438a4d19ea54ef7031ed0}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5b5864ba9fe393be0bcd168e3cf439}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177019595c3a462255e7ea4a64cde2a6}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca1de767246ce92802bca84ae436364}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dcc06e124f3980a1d8a949787acc90}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a26f9fd83be5be909cdbbf59fb138d}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98032297756f6e341f92fa243278e98}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f87983f6cb8450b975286079c19ff29}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa348f21e19ac18be00577cc2844941d6}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f1acf20b177e729494b03d389fc879}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5078f4d6a9f542a502194cd1499f90a3}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a2b408f82591fcffc36fb1b71e0ee4}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga567e807487bdcf4d7db0c50c02154420}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e08651981fedc16b1ed9925c4f84373}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c72cedbdd1f3c2390f25bb181b76b39}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1014527f96f63edc7dfa3b79297557}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558df2cd4bfe780f9381149b4e0eab19}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61c518804171ea0813d7dd5702adde4c}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef088105198e8850e542fc8e0fd362ae}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d4e629577fc5a15dd907a0a2d6f43a}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f5a114b99523c3f6766951ab28026f9}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa44f0ec2b4134ef80ce28d7a878772af}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc65e5e222f7625dda796d36e0c0d563}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61bc5fc1383047eb82dd66cb44a52ff3}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f9773dcf1820ffbf5223529b607c7b}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f9773dcf1820ffbf5223529b607c7b}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3dd0efe5e5b6c21a10091bbb61d2c6}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0188211bdf0406c2712d92e7d644c3}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131fff23ae52a9ae98267f06f35b9abb}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa692368f903e95550c110a8cdbece996}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7c1fa324513963663efc33746d2824}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7c1fa324513963663efc33746d2824}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\+\_\+\+SR\+\_\+\+SBIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8534da998a3c083d65ffb2faae4e99fe}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8534da998a3c083d65ffb2faae4e99fe}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384924af9f6b51bc3009bfd1b1f698e0}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga384924af9f6b51bc3009bfd1b1f698e0}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd5b80d699afa003cb407a74dc0593}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee06d20dfa5d132d221a28193dedd211}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49003c85e8c92b159faee96d1c6a8cea}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ffc22a9a37d21364e8023d7eb145}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b4e300af06da863900ba29d894eb26}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235c6ad9b108e6640f0c3fb7b3b9e278}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68094deb44a74ef649c243ec840b9a2}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga068531a673c44015bef074e6c926ce77}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd90bade3c3486602bcad1cfc58d5ed}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8824b80350897e1b65c1b98f1b7e9469}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34f1ffb1956f71bb24fb8229d76a6a7}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e6a8f6b0480f58e9632780bb393c4d}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78c5f97f5378df55d6b5bdf60219ecd2}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e06c5ff5024706a767be3454512401e}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7240668687c24e88a8738b3a84be511}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819513a7183766b4427cddfb08413eb7}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31265c2d3adef5873acc64f2f0045a1}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e30d09989e2a51517b5962e63baf1dd}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84059edcc2ee8d02b8bc6757b667b47a}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b270ce595ea92cabc0e62576b5cbdb0}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb62126e13b62bf9ed83bcb358532b3}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5a16f773b95122caa60dbdd5b22964}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab00cf673f46bb5a112370ff94d5495b}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fada082e0cea460d9722f5dca1fe1a8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebdd2a0a808080fac30e5ee1514f4cf}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc968db76163687538732d31cf4d4d91}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03695b16c15f57bd329b050603e11ff6}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5774c57db57a50e9a1b7e6fa6c2833f6}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ec4d183286e02653876ead0a835a09}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1271844d8091a2494487cd082a585ca}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d4d6f1f9b93ff94a941d8c574ca400}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b06f4781d9ec977f5be9f010ee44b6b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae531e77cc77a9a76a0f32074ad371cf2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23e70bb3dfe3c685a26e6ae00786b62}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df596e58e5b71467be3d85988fb302f}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce62241567cc540d3b7ce61084c1e2}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32822f2cd21a18c96f7e29c0b49c9521}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32822f2cd21a18c96f7e29c0b49c9521}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8797e16e9a271f511855e2d78cf32e2}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8797e16e9a271f511855e2d78cf32e2}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55654cfbb3416e4207046c90c2a718}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33a60e86a6796eafd5562dec9814263}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33a60e86a6796eafd5562dec9814263}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278195e7652134e746fbaddc08b82ff9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278195e7652134e746fbaddc08b82ff9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad2b24b8d25496f8a06717b73a73c29}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad2b24b8d25496f8a06717b73a73c29}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~(0x0001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~(0x0002\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~(0x0004\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~(0x1000\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga466e3ed64b59a46aef001bb7915e1366}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0998bdd67b7778deb48cc0d063ba574d}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0998bdd67b7778deb48cc0d063ba574d}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da61acdf3f1662c2a522820260f0ca1}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c77329fadbcb3c84bde50fca4531fb}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27744605da2a44ce88bcd692a6dd639}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cab7ddc6363d68c881d424dc2f95b3}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7e6fef34c0f02a97140620a2429b84}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eed48ffae9d0a886c124b2993b8a9f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a035ed74e6d62a0fcf54bd0b31f785a}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8de88ef55a7e82a4fe7379a0568da7ab}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaee67670829d7a6333cae4b5eada7899}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92731a4de3cb45962bfc34f3986a3bb}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e4ec9ec3d3f6b778c7750f4861de8dc}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc4768173a56472e6f19ca49bb229e6a}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4f1890df26547229ce711eed7a30c3}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b16bb9029a386a09ca24796a74f7fa8}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451b690ca839a363b6b911bcacafffb4}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb96234a35d5c12b13cc5b84a95145fc}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb96234a35d5c12b13cc5b84a95145fc}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136a467d3f0e5bb516adaee089516802}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136a467d3f0e5bb516adaee089516802}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d24bc5620b196c6255c2209a29164a5}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d24bc5620b196c6255c2209a29164a5}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4e03148897b4f8d664b77cb11f3a66}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4e03148897b4f8d664b77cb11f3a66}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf110ca46cc8cf7b55f63cafa563073b2}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0736a57db06ead26456234444a8a74ba}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0736a57db06ead26456234444a8a74ba}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11163ae1ef14d3e7a1f047c40a501f4}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8430ae919aa2e98c8a4cb32049ae5c3b}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab062a3ee5ed93cef0fd1de937719fe5c}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815f704b96c35f8f2b4a9160913e36f6}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22f43b4f1a39a8ff5124a31e2e37efbf}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a2438c905cf2e7f0c15b06090be697}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812691bb8cabc5eef6093926c6afb0fa}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913b286e9b9adc82f44b5792aed666cb}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga913b286e9b9adc82f44b5792aed666cb}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5c3fcf05bbe2b2c3d92af39f0e2615}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dccb0aa764e1d8a39876ab07e09a74d}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d34a39b754ea3f0ffb75030a0b66d8}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe6722765cf52f67b80cd3f59f1494f}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe6722765cf52f67b80cd3f59f1494f}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f8f8f7a4e2e060b4b51e0a8adc6201}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71810028fd9aba73ee3b92d59017cb8d}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508a8d8aea6def7bd3dd689ff5f47312}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5738bf6a27c598bc93b37db41f1a21c1}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27bff46bd1b077d0a152e4600397f98d}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42525a0a24fac15595720c1ef01d57a}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c59af6d6570d3f4c7bff1efcde8fd5a}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1874eb52559400db69885a6dee768c4}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276db9f8f1830064dd5905a73df612}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8259adbdbe9ba5bd8f40d508504d2d0}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecfb172630ebfd6dc86f7634ea8826ff}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecfb172630ebfd6dc86f7634ea8826ff}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd1378c80f27716d7322e296bf4c90e}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd1378c80f27716d7322e296bf4c90e}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab718d04f3fadaba7c5caf79ca015bbc7}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab718d04f3fadaba7c5caf79ca015bbc7}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed336e59081fe830617f97dcb71678b}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b6f0983b98efad36bba7aa5868f5df}{TIM\+\_\+\+BDTR\+\_\+\+BKDSRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4229c7b08dd96ff74beea9ce130e5d}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4229c7b08dd96ff74beea9ce130e5d}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga759883f669298c750d8dbf3d2fd2fab2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978f2466e3874ec0b0a0eafeb8b05620}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+DSRM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac75725cd45f69c38741ed6954f160e0}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac75725cd45f69c38741ed6954f160e0}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c65231de95b67cb2d115064ab57f60}{TIM\+\_\+\+BDTR\+\_\+\+BKBID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1bf3263a1093fd5fc7d64532ef5d46}{TIM\+\_\+\+BDTR\+\_\+\+BKBID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f021f54538b6e82345ad6c473a45132}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f021f54538b6e82345ad6c473a45132}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c8126b8cc13f3338b59f1e91202d43}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72088db15cb4b988545ebadb85bf2}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+BID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a306a1cb19e8538984d63e2728f18c9}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e78721748388667766590962b29f610}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404a796ef83390218d4aed467f779ca0}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b97af58959e89c235bf720fbd856ae}{TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b152868dcb361d3e6e9a55c90235a0f}{TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b97af58959e89c235bf720fbd856ae}{TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44655dc2dd0e2b7cb0f725b8d9b6659f}{TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b152868dcb361d3e6e9a55c90235a0f}{TIM1\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7771eb1579de4b3d50b15c54982780fb}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7771eb1579de4b3d50b15c54982780fb}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf57bc819e4bbae6a1a797ee450ca47b}{TIM1\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ee0049b8df69119f14139645af6b35}{TIM1\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b18cf7e72e593b16bc59b0047d15c1f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6399c9c24e9b6e1ff6cabd1592143668}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5471d0e33d3064325df00e364c56a88b}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660886139284457742fc193140e0d554}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660886139284457742fc193140e0d554}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f736982f07370994aef89395917cea8}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fc7d19d888dda408c14a6475e2076f}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d430dca75f094a5c1e84d74c331eb0e}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d430dca75f094a5c1e84d74c331eb0e}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a36ab915b60400a91c98ee58954b58}{TIM1\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f3e5646d07373a18e2fd4d25a30f50}{TIM1\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38ecfc2021a9fffcc951b6b9314e1e43}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075fca200013e9d58737dab7e829fdbf}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf777667ea69156bf65616087e1739a4}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc5c612dd51b522bac03e047f9eb719}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc5c612dd51b522bac03e047f9eb719}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa4b524885c20bf3e4c796383e2c917}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619dfd825321a33aa414de0a255cd31e}{TIM1\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c1167c4290d2312a3f3500cc514f2f}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8a9f934b4338484cb0260dc2944dba}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891aa4abfb026ec12d7e78366c57861c}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b00c39efe4c62ef0c7391da38f4d93e}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cd30c4209eda646842e0b531c61b09}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76a23192b3501ffbc01e74fafc02f48}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76a23192b3501ffbc01e74fafc02f48}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17600cf5d71dd85e964f69fd1242f4fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182745436a70d9bdc070c70d617b9397}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef9c10da74c071debc337fd2d4e93b7}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef9c10da74c071debc337fd2d4e93b7}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab34af298b16e0ee8725bb15117fcde16}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3088620df5c506be8bddc9c59ea85808}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46d9ca5171473840c8c357e9b44d73f}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46d9ca5171473840c8c357e9b44d73f}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3db5b472095c6cb069628f0906d89e}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d68660be2bf13088befdec7812b2cad}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b8c5768e427cdcd09aa3ea63d92755}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b8c5768e427cdcd09aa3ea63d92755}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7b34a4506a128eea0c4a6e1adb76fc}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c16d5098cc269a12ee29ca98e19a952}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f01b7c0ee82925ab1e1581e00fb148}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f01b7c0ee82925ab1e1581e00fb148}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c63826c16a444589bde2347eb50d91}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73201b6468785d4d7b1bfae8410fe0a5}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d89dfafde3d75be95073f5469dda28}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9d89dfafde3d75be95073f5469dda28}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6612065423ecb49ccbadd6df73f4f543}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a421ad91cc7d458b4b2c0bab2df5014}{TIM1\+\_\+\+AF2\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace86a1657596cf8d8fc53a4a63477c72}{TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69bb8671014c7f6b966cfd03ee2c4acd}{TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace86a1657596cf8d8fc53a4a63477c72}{TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad23798565b76fcc34d6e0486837afc}{TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69bb8671014c7f6b966cfd03ee2c4acd}{TIM3\+\_\+\+OR1\+\_\+\+OCREF\+\_\+\+CLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga154acf2bb62d9df55dbaf541d9a41245}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad263a2b731cb8491121dc2fd7aad9030}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga154acf2bb62d9df55dbaf541d9a41245}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf25073af3e775f18278b711d3719957}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2f65c7035690a99aa19a8111299a73f}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82db015f0d8579b208124f74a8be0c42}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96abf3e7e1220666cad65d4a8c0db7c1}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dd1f0347047c38bda7517cced44940}{TIM3\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60d3a32eba0727b3c0be7ab09ffb16f}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga534389caae0792f50e5a68941b3ecee1}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60d3a32eba0727b3c0be7ab09ffb16f}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a9fbf48ea6c0d10d62032f606af543}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166f5fcae22aca76d5cd9be19b546f13}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4eba3be42c656b970d36a5747e5b18}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52db2ff6d4ee7e217719552979c0ea3}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01918773b82f5bee3f1828639ac38cc}{TIM14\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b40fbbe3ec4ab8621f14774236167e}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b40fbbe3ec4ab8621f14774236167e}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7ebe720622e8bd73d07251a0ea1cac}{TIM16\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c0e918da26fe0c7aa8aea295a77092}{TIM16\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cfeb81457bccb212c47fe31114bd12}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cfeb81457bccb212c47fe31114bd12}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae07798c0803560f9bb68cd46b8b17c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f10d4c78145d36fce97c7a8d63bbb1}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9dcd4c1e4462b1fe3a76eeb5aa9417f}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9dcd4c1e4462b1fe3a76eeb5aa9417f}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de48fc94220b3ecaf90c69cee0355ec}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba46c60184be073ff0b48ebfbcbde6c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d405b0fe56f4b0bc43c37d74da8e3}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24d405b0fe56f4b0bc43c37d74da8e3}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee78e932866db35d04019420de0273a2}{TIM16\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b2f7221873b7f16f4cce1d5b88ae5f}{TIM16\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60732ae400d1a919cb4d6b6b526f5b63}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60732ae400d1a919cb4d6b6b526f5b63}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d904cf5739614727b5f60d78a0966c}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398adbe1c2073a55175c5bd7ac21ac0e}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e707298e6d24f0a3de20487c292a96}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e707298e6d24f0a3de20487c292a96}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd3d5a610e06136b06167fa6185dc98}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8659dd635e05e0664889cc772f1c8aef}{TIM16\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02bd0d676d4da812166cce6595f8e907}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02bd0d676d4da812166cce6595f8e907}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313ac90616ab18fd3679402206b6f1ea}{TIM17\+\_\+\+AF1\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f0beb5130cfe4582f7ce595d5fff1}{TIM17\+\_\+\+AF1\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d98e27ecd66130faaa68aeb71ab7c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d98e27ecd66130faaa68aeb71ab7c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26f3e134672eee78e618564e38366c3}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga504d4a2b93d1a7a963a32086a21a03c6}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5996bd5cec03dd1589d3a43798de64}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5996bd5cec03dd1589d3a43798de64}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883878f49409332d61314eb1f593082c}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8449ff183ec8e71f90ff6b24055a5126}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab183f79f3f024c4ae2923883b0e409aa}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab183f79f3f024c4ae2923883b0e409aa}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db62edd7a2a4203adb6c3994d8121b}{TIM17\+\_\+\+AF1\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c4fbe23cceb857d6a9a83ce56f26c}{TIM17\+\_\+\+AF1\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e4c8221fcdfeb5fb0f4ba769eb7508}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e4c8221fcdfeb5fb0f4ba769eb7508}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccdf804a34961897bdfd2acf9cb62d0}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a347521592ad9753ed4c88385700629}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0d0eebf221b5488dcef91e5b5031e7}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0d0eebf221b5488dcef91e5b5031e7}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47fd56b52dd9df06c5baaa001b558dc}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecd98ba7c5a3f97285667dda226ad34}{TIM17\+\_\+\+AF1\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5168e7f269c569c733b656bb86b5c3a5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8915cb47ed508fdb2f101592ba95d0c4}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8352e91e70524bf299ae524b17fc4b2}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad452efbdd8b96c975f09b1c10eb43c90}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcab70466ce0c2bf5b052ef9963d0c7}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf087e796eda8039e10ddd819886d7bb5}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19918a23921fcc230f4365505a0b7c}{TIM\+\_\+\+TISEL\+\_\+\+TI1\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4d8ae0f229b42960fe34be62a3b499}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2444901e35b58b44e93e8d5becbe41a9}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18532138f0c7423e6acb642933937cbb}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac432d94cbea0fec68e3cf56c8b25a532}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bae0418da1fc241616cd59ecba7f1a5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bfe7ca7dfeccdf669b10d9f38a2cc3}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5882390468adc5a981313ca0d41f4fb5}{TIM\+\_\+\+TISEL\+\_\+\+TI2\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c19a6840ec57afc1b9ae48703f60fc1}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c7691289fe369fe66cdfc88269f610}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14728f104fbc694ec8e7b6113b8e590}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8efb1835c07ece431e7dd9983babf23}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90b4e8f53137929ce486beea98d834a6}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bde81d7c849f05ad8b03baa22929e4}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09cd862098e08ec26a0e9343966d6296}{TIM\+\_\+\+TISEL\+\_\+\+TI3\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff9d6247daaa7bdbd6f009ab80d595}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc54315dda6bd85b7b3c378f2279a89}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0b9c7718f9609776afdbb0ebcc3832}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6106b6c27078a60113e888b0142ccb8}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad079354984d07effaacf2ab3a27d92db}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0300181c25de2b9790eeb4fe0976cb52}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3af3f03cdb924bcc07a34f2a01ced70}{TIM\+\_\+\+TISEL\+\_\+\+TI4\+SEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f40c78bbc597ada96c2ec828722eeb}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099541a7c10ddc409196eb14e87897a0}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga099541a7c10ddc409196eb14e87897a0}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678b98c07ad61dec17131716d1ddfa58}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53df187761bfed354686b47e0a691564}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba3e0fc695108b77498a9fdbacc95d3}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae752d24efb55514807e122dd0ba63bdc}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae752d24efb55514807e122dd0ba63bdc}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8342cbdabe2a5ae03ee73452a9ebf935}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9429c0ab60d7c8e4430465d4c0fc1ec8}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+RXFNEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee92ad658865410023fc8508325024a}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3a5a839e841d7f468aa7a71d042e24}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3a5a839e841d7f468aa7a71d042e24}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ad128d8b96d94461290e19164bbfc3}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dab3533476c5c6e30d8316963053b4}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+TXFNFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46a693e8924defd8e57b0b08323afa0b}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e65e62ab989658fec2bdaad7892c16}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1029c679b6ce540fc8343e074387fa5b}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86cc2060fef5dc3ce6820e31f0156492}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x10001\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b16c1bf94dba8a889397c5933322308}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45131329617759787a4866ce988d35e3}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45131329617759787a4866ce988d35e3}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a0428a58ed317ba2baf6362123930f}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a0428a58ed317ba2baf6362123930f}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac313f7deb7198a2c0d53446c418e434b}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac313f7deb7198a2c0d53446c418e434b}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f51c380de00d417c76712183070ff01}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30bbaacca54d128b14fc80293a3fb9}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7640a539139354f68939dd6c4213eeda}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a808309c2809d8b08f0782fb321ae8}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a808309c2809d8b08f0782fb321ae8}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d4b4a174a7e19ee43b94891582b703}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d4b4a174a7e19ee43b94891582b703}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747b341323db9d1a6f4f6524ff93725e}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747b341323db9d1a6f4f6524ff93725e}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8242d8c82a9e6336950cb794030238}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8242d8c82a9e6336950cb794030238}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5e9fc4111b0159c65811f6a206c192}{USART\+\_\+\+CR1\+\_\+\+FIFOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df13e70aaef03c9f1f387b9f7225bd6}{USART\+\_\+\+CR1\+\_\+\+FIFOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d19ba8a8a33699eb7ffe986dca1d9f}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d19ba8a8a33699eb7ffe986dca1d9f}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e139b33533a335a75c58ef2e3ca3c}{USART\+\_\+\+CR1\+\_\+\+TXFEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034591062f99513ae1cc055e4d1c6364}{USART\+\_\+\+CR1\+\_\+\+TXFEIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c0f08f5e8aaab9c18589e358a7cfaf}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c0f08f5e8aaab9c18589e358a7cfaf}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d438200ec45e5fe92171128fcf48437}{USART\+\_\+\+CR1\+\_\+\+RXFFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a93d3dee1458add2e7d2dd694128cd}{USART\+\_\+\+CR1\+\_\+\+RXFFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f5f66329b69f4fbb9ff10a952801c4}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f5f66329b69f4fbb9ff10a952801c4}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134485f9d7bc55e1e42ed5b9ad2aa63c}{USART\+\_\+\+CR2\+\_\+\+SLVEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf899752e02436dbe09822a53ec11fcf}{USART\+\_\+\+CR2\+\_\+\+SLVEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4f3661a5d26ca5b6d604b6d2a640}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4f3661a5d26ca5b6d604b6d2a640}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2def80ad9addd71c47ae109056bd19b}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750047210c68047fa0f47ed4a229185a}{USART\+\_\+\+CR2\+\_\+\+DIS\+\_\+\+NSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c518cae1eaa9ae594ebff5b7a1bf9c}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0b33cd8b6a3eb4a21bb6c34922a624}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9af36362bd69d0008e46a7ea7633b0f}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262849ac25bc43d23d46945c85851b0}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4188976dbf7f6455ba79d1afd830cf7a}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110f164794e57c70b9d7b0b26577e86a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff740ebbb84ac8db332d177cd6cc9235}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46b8272a2fe5ae5e5ce7123db22d51}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06b1d9300507573ffbf99f9a6ee57f}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222983c0ec62822a37a0da9d114fb75e}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222983c0ec62822a37a0da9d114fb75e}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bba63d44a14e161f561a5a3591dff4}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bba63d44a14e161f561a5a3591dff4}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85095255df25708af3998bfbc0f840}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85095255df25708af3998bfbc0f840}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabedc64f34c6631efb738a4c3146d4717}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabedc64f34c6631efb738a4c3146d4717}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9bbd90c0d8c06613b8babdf7a1f2b08}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd50e8338e173588e3e228cd36fea49b}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd50e8338e173588e3e228cd36fea49b}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aec992473cfdf90375f5156816361e7}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c059ff69b8b03c14958fb24a214192}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c059ff69b8b03c14958fb24a214192}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1320f17e2f61e21a867e538c737ac3}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb00f27cc04dab7e9bcca92d6e7ad9e}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ce6319d8acdb4a57215aeb933c7a57}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73290a1bb7594fc2016662ba4b927dd5}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df0071641a9cc2d70e4957c28f923c9}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818bd165232f86477503e8f9bc9de049}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae269fb759007c1043534a3794f7b98d}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga173f2f38fdb5ba3db30d3b2686bd9773}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00afc87870cbe74aabf127179dedca3f}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790491b1c83dd6a84a6f86945cf74563}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bfa28091d9c8781aeb03fcb371dd01}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga660c0090fb7c6c17bce5f15a7b07ce7d}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9eb170fd3fa98254e243f588e5a068}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102a294cf149c9a0ef423a5c5178f51e}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102a294cf149c9a0ef423a5c5178f51e}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315eff6532631e01c4b46241b8203120}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315eff6532631e01c4b46241b8203120}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502aaea0f34e2ab34624ff66f1c8b101}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502aaea0f34e2ab34624ff66f1c8b101}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35291bee983f8af47b6ad7193a06cc7}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35291bee983f8af47b6ad7193a06cc7}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4008eaf6e81fd47fdde1570d040a9383}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce25836b875af6532f3f25463c4665e}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed54d58380c1de4d248bfb8080d58c7}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed54d58380c1de4d248bfb8080d58c7}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ca97ca5a14b5dfd06424324a35550f}{USART\+\_\+\+CR3\+\_\+\+TXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924ee84c84daaa8b58a438a528b8c03}{USART\+\_\+\+CR3\+\_\+\+TXFTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139127c6694c96da27db678db86e65fa}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139127c6694c96da27db678db86e65fa}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4eac3d2b24fce9c627825571823ec4}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da055779e9c573b7de6d88df4d74b36}{USART\+\_\+\+CR3\+\_\+\+TCBGTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90e1ecd73a2286ea1e5f056fb2b51d3}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa20a31b23fbcb8e47ba4526562212c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8b113e8d794dc256745b970cc2e4704}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga216b1b9afd21e8e4ba132605aacf7534}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24cb2175b76382753462bed1d36d518c}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491228522aa7eb6e74591a4a6be9144}{USART\+\_\+\+CR3\+\_\+\+RXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e18844a00d5f53de9a808d3412c7ff9}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e18844a00d5f53de9a808d3412c7ff9}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fc035fafb880dadb6a60fdf2ba8795}{USART\+\_\+\+CR3\+\_\+\+RXFTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19090b545d3531a914151d215b7b3b92}{USART\+\_\+\+CR3\+\_\+\+RXFTIE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fcfeb5d260242461009770e93fe5d63}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57ac1c6b9bce8b456e8eeba6220f3e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc91bacf5659188d4ef8d13fc48b5c3}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4651a05997c8bef8485185f7c8874142}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2683f01784119560144bd0c7fd8d85e}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1a8212466a19ac9c5e967d17f86f6bb}{USART\+\_\+\+CR3\+\_\+\+TXFTCFG\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8873778bab3ffdb6117712f0b08429}{USART\+\_\+\+BRR\+\_\+\+BRR}}~((uint16\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab09117d544d70ca803eb3831fc86b4a2}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219c2c6c797f288ff792f0b6c792070b}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121420c036e48c9ec89bba961aef3ec}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8121420c036e48c9ec89bba961aef3ec}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb201e32d29f6b998571d687448139e6}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb201e32d29f6b998571d687448139e6}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55ce53d1486d4ca5a13183e4d78418d}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55ce53d1486d4ca5a13183e4d78418d}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4876c9c39ec5710f92c15328d11af9e}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4876c9c39ec5710f92c15328d11af9e}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f6dcfb6db7c74a338ec1d3eec9dbaa}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7ac40cfc963f125654ba13d8ac6baf}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7ac40cfc963f125654ba13d8ac6baf}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b64bc708038630eaf4f5ecf83d468b}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b64bc708038630eaf4f5ecf83d468b}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af2fcdf9b5d3c84955a63018401dca3}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0af2fcdf9b5d3c84955a63018401dca3}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe52544cefa3642d3d1b3db7473bdbf2}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa26f637db52d8f73b1bcd9c74b224924}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+RXFNE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0b0f21e1afde54bf44f4188f20bb72}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556a214f57d8111f89fd66ee6c85e224}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556a214f57d8111f89fd66ee6c85e224}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18793a28000fe6bf23a08265951eb3e5}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6548a56e2956bbd19ed65b52bff4d4db}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+TXFNF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbcca0fdb67c0c3094eb73142bd4d4fd}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11421aa78a5d3f93b40b96a43170b128}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11421aa78a5d3f93b40b96a43170b128}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74ca11e1c042b629896dfcfb7032a53}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74ca11e1c042b629896dfcfb7032a53}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99892796221d4d032b270b42e2a1b085}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99892796221d4d032b270b42e2a1b085}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12eca251f6a10d2176ac51152fb598f3}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12eca251f6a10d2176ac51152fb598f3}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5b4369d11e4acaf9a672947102534c}{USART\+\_\+\+ISR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d375d77ff6e11b1b0e64d9602bc7e3e}{USART\+\_\+\+ISR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6146e8fb3e393dce355eeda7757b8a6}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6146e8fb3e393dce355eeda7757b8a6}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1543863e600874b79a1892e0074bd0c}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1543863e600874b79a1892e0074bd0c}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008b5798e4bfb597a04f07a614145620}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008b5798e4bfb597a04f07a614145620}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3a66fe3b38311ff9c23d8b20331b0e}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c66fcd9f462060dd82dd252f69b45bf}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c66fcd9f462060dd82dd252f69b45bf}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4755fb0a6f9532f17cfe1346feb80bf}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4755fb0a6f9532f17cfe1346feb80bf}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed75b8d511abd83bb3ff1a0ed150abd5}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b2fb8a12f5e7e470d7d5d685cb167d}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4830253f0b83aa34e8945ec1f2b990}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4830253f0b83aa34e8945ec1f2b990}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef13bae85c990e8deceff60dfc4d0452}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef13bae85c990e8deceff60dfc4d0452}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf322143841cafcdbc2f46b0a99c8c7c5}{USART\+\_\+\+ISR\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7932194cd92ea8ae66308167428f0c}{USART\+\_\+\+ISR\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38419cb8f396d9f9bdbfd6e8ea1eb5}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38419cb8f396d9f9bdbfd6e8ea1eb5}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf5a3b29c38098274947c0b8782997f}{USART\+\_\+\+ISR\+\_\+\+RXFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07af5d09b3fbbe7798bfbf56f6a5d0c3}{USART\+\_\+\+ISR\+\_\+\+RXFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02af1bee3602af5feeb3bef1bede411d}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02af1bee3602af5feeb3bef1bede411d}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c861daca1188e562fc2cda3a434e15}{USART\+\_\+\+ISR\+\_\+\+TCBGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78aa85c1c9c3e1862bb0480b4111b30f}{USART\+\_\+\+ISR\+\_\+\+TCBGT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55681f71d16befacc38abd310a37bfce}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55681f71d16befacc38abd310a37bfce}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ab0ae314fb7a4b72f5cfa9ea870673}{USART\+\_\+\+ISR\+\_\+\+RXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbcdf696b394c0c4b071d5776626f50}{USART\+\_\+\+ISR\+\_\+\+RXFT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704c556716afe17569a66b6e6a8c993b}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga704c556716afe17569a66b6e6a8c993b}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19599526bda646dd6a990dad29458285}{USART\+\_\+\+ISR\+\_\+\+TXFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c008bc69d6a4074c114ec7254374e08}{USART\+\_\+\+ISR\+\_\+\+TXFT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa925c201b665549469a6858d1040638}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa925c201b665549469a6858d1040638}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565b3f9f5a5afd87a14435aec128a4af}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga565b3f9f5a5afd87a14435aec128a4af}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84ad55d359bf3027fb053bb9e985bfd}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84ad55d359bf3027fb053bb9e985bfd}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd88555415ddcd62e99f62175c4157f}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd88555415ddcd62e99f62175c4157f}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf8e10f0165224f11b0349044d4aea5}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf8e10f0165224f11b0349044d4aea5}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b04d05cd86b7cc54a1789e44df92e3}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b04d05cd86b7cc54a1789e44df92e3}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482ed578140c2eb9d647195dba6c0e9c}{USART\+\_\+\+ICR\+\_\+\+TXFECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe92add7206cf84b0646ba159a6e1d57}{USART\+\_\+\+ICR\+\_\+\+TXFECF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78258e16838bdce42ad7fedce636127a}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78258e16838bdce42ad7fedce636127a}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d85c61ba2c31407e68210b25ef7bb}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e672683bf5d8ab04639694086dad96}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd09e13fb0ccaa76b09c3c64383aa0e5}{USART\+\_\+\+ICR\+\_\+\+TCBGTCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d30a95fd19badc0897ca81f40793283}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d30a95fd19badc0897ca81f40793283}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd73e9063595dc3781c6b23a52672ae}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecd73e9063595dc3781c6b23a52672ae}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f7558be732121ccde59529915144e0}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31f7558be732121ccde59529915144e0}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e50712646964e9dede476adfa73278}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e50712646964e9dede476adfa73278}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8815a119f997baf603bb4c4da0046d}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8815a119f997baf603bb4c4da0046d}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bf63e682e013f87e611d458e22d699}{USART\+\_\+\+ICR\+\_\+\+UDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f391c71125d52192444bf0dc9742680}{USART\+\_\+\+ICR\+\_\+\+UDRCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca9109c65632fd5615eab3c1364a744}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca9109c65632fd5615eab3c1364a744}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3118346ef1a57410585d7e005f94aa1}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3118346ef1a57410585d7e005f94aa1}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a6f5a3b7ec5d7942edb63c33eb31d4}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9e3f8c33baf080e823b37be46e396}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9e3f8c33baf080e823b37be46e396}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232a983aab5682e588622a06c176ebfa}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba8b45b959ea26453d47c869c03edad}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40c13d13f0b171a0f661ac74845595}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798668508050868b73be18d4185a0cf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eaad2f889bf5259e597222955c7701d}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9abaaab7effd11c082608e3b603bf}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+3}}~(0x8\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b891061982a5842b2e022ce72518679}{USART\+\_\+\+PRESC\+\_\+\+PRESCALER\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1da6274cc0fb20e75dfbe1a20ab62e}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9fed94bc5fdbc67446173e1b3676c}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c98c783bea6069765360fcd6df341b}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x7\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa212cf015a764569f0434011a123d025}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+2}}~(0x4\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496363a4b305b4aa94d9ec6c80d232f1}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b4e702f6496841d60bc7ada8d68d648}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c37d2819f82d4cec6c8c9a9250ee43}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb38aca39c62beaaaee76834be02485}{DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6936a7a0d077537db3d664b506224f1a}{DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb38aca39c62beaaaee76834be02485}{DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf056583bf524c4ed3e5235ae099942b6}{DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6936a7a0d077537db3d664b506224f1a}{DBG\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc1d5caafc5901c7be36f89ef3ae7e2}{DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e417f4c2e923d8d2f138311911ddaa}{DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc1d5caafc5901c7be36f89ef3ae7e2}{DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf863ccda27ce88b5592740c394616399}{DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7e417f4c2e923d8d2f138311911ddaa}{DBG\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0601d1fdb4e62cd29df0ad9604c30c49}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9da7bfdf9cc5691b72d4ad633c3a2a5}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0601d1fdb4e62cd29df0ad9604c30c49}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed1e9e2341b0e53aeba12bdc755a560}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9da7bfdf9cc5691b72d4ad633c3a2a5}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4019de7cee76c0f3e388771b235f1482}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6797bb7c214649f622665ec0eaa9523}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4019de7cee76c0f3e388771b235f1482}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8390891483a51838628626c9cd44c5fc}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6797bb7c214649f622665ec0eaa9523}{DBG\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b4ca02192c2bf3fb5be61829a1f3464}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae198392ceda7baf58e6f09924a256a48}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b4ca02192c2bf3fb5be61829a1f3464}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8485be067dbde9d5e6715adfecf66b}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae198392ceda7baf58e6f09924a256a48}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e991418ea7d689e64fd00f1c5eb1eca}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d4b10c4c33899d4217290a4b4e9e3b}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e991418ea7d689e64fd00f1c5eb1eca}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c02bb0b2a84d475802141f3480b1e3a}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d4b10c4c33899d4217290a4b4e9e3b}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349943db5ec7ac4488dcfd931586ff0b}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d52f211f2c63c73d5321ba73a3feb0a}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349943db5ec7ac4488dcfd931586ff0b}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf42813b50182ad4e1e9c8e37db8371}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d52f211f2c63c73d5321ba73a3feb0a}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f5d87ce11e89cbea731c8e01146934}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea712bc16dabb74d1df9a14e2c75d60}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98f5d87ce11e89cbea731c8e01146934}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d40ead22cf1254f26292587d3537be6}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea712bc16dabb74d1df9a14e2c75d60}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17a1479e912aaf18b3762bf62a241287}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Pos}}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28abe0338eb518351738795105b19779}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17a1479e912aaf18b3762bf62a241287}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ed9e363978fc31670796169a97965}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28abe0338eb518351738795105b19779}{DBG\+\_\+\+APB\+\_\+\+FZ1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277d0470b88ff96ba76c9d6e65fd808f}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ebf7ff65befa11575a10db0a37154f0}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277d0470b88ff96ba76c9d6e65fd808f}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga540466c638bddd29800545e30dfb3b8e}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ebf7ff65befa11575a10db0a37154f0}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1959e5dbc1e900698d044ae83e459f29}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos}}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4b596a6b70c8975381d8a538adf405}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1959e5dbc1e900698d044ae83e459f29}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e1e1a20c8b8fff6164546197d3afe3}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4b596a6b70c8975381d8a538adf405}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad0d10382d8843b694b7c8c974af6275}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293aadf81951b9e2bab50b016f5fe2b8}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad0d10382d8843b694b7c8c974af6275}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4886e1565856952babcb753ded81b5}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293aadf81951b9e2bab50b016f5fe2b8}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840422e517bfe8182bfa2b8d56b7d6bd}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab54f83d493629c889f277e8d756f7f}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840422e517bfe8182bfa2b8d56b7d6bd}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb7451bc99ea42d816bfbec43f32435}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab54f83d493629c889f277e8d756f7f}{DBG\+\_\+\+APB\+\_\+\+FZ2\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}{ADC1\+\_\+\+COMMON}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4cf9b6545e8c9fd1ff4b8717c7c5f147}{IS\+\_\+\+DMAMUX\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{DMAMUX1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaed72f51d7b6f8099ff8a37c87cf9c39b}{IS\+\_\+\+DMAMUX\+\_\+\+REQUEST\+\_\+\+GEN\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga9d2e0c4bb80b983730a3a5d98d56f535}{IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}}(INSTANCE)~\mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaa84537785f7bf8425db6e392187ea2e6}{IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~(((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}))
\item 
\#define \mbox{\hyperlink{group___exported__macros_gadf692bda16bac3264bccff7f59ddaab9}{IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)~(((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}))
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)~(0)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga41866b98e60d00f42889a97271d2fefa}{IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6517a51ea79512a42bc53c718a77f18e}{IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf21dd7665ca60d5753b17beb5473af29}{IS\+\_\+\+TIM\+\_\+\+OCCS\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68305c0173caf4e109020403624d252f}{IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}}(INSTANCE)~(((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}))
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab776355fbf66b74870bf2f5c0abd35ac}{IS\+\_\+\+TIM\+\_\+\+TISEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)~(((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}))
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6303097822ab1977cc83f05319a10f1e}{IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8d8a7aadc02ce444005b06704625bd8}{IS\+\_\+\+UART\+\_\+\+SPI\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga475c1cee6992ab9325a52bca1b34c496}{IS\+\_\+\+UART\+\_\+\+FIFO\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gabe1d97ef8a001d77efa0d7633e7a42de}{IS\+\_\+\+LPUART\+\_\+\+INSTANCE}}(INSTANCE)~(0U)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac2a8aaec233e19987232455643a04d6f}{IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)~((INSTANCE) == \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}})
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga30e139a699359f36d6a4905104e79b77}{SVC\+\_\+\+IRQn}}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb9304ebbf89eacbf6481e8388605ee0}{RTC\+\_\+\+TAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79}{EXTI0\+\_\+1\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f}{EXTI2\+\_\+3\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462}{EXTI4\+\_\+15\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71}{DMA1\+\_\+\+Channel2\+\_\+3\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2121a3f5f5845f265d44f40ef1e8aae}{DMA1\+\_\+\+Ch4\+\_\+5\+\_\+\+DMAMUX1\+\_\+\+OVR\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb}{ADC1\+\_\+\+IRQn}} = 12
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5}{TIM1\+\_\+\+BRK\+\_\+\+UP\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f}{TIM14\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb}{TIM16\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d}{TIM17\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398}{I2\+C1\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0e9ff46d0a6311ca3cc43a71702d638d}{I2\+C2\+\_\+\+IRQn}} = 24
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 28
 \}
\begin{DoxyCompactList}\small\item\em stm32g030xx Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section} \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M0+ Device Peripheral Access Layer Header File. This file contains all the peripheral register\textquotesingle{}s definitions, bits definitions and memory mapping for stm32g030xx devices. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
This file contains\+:
\begin{DoxyItemize}
\item Data structures and the address mapping for all peripherals
\item Peripheral\textquotesingle{}s registers declarations and bits definition
\item Macros to access peripheral\textquotesingle{}s registers hardware
\end{DoxyItemize}

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2018-\/2021 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 