{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 22:53:28 2022 " "Info: Processing started: Tue Dec 20 22:53:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LW2 -c LW2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LW2 -c LW2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } } { "d:/programs/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] A\[1\] clk 4.006 ns register " "Info: tsu for register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]\" (data pin = \"A\[1\]\", clock pin = \"clk\") is 4.006 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.406 ns + Longest pin register " "Info: + Longest pin to register delay is 6.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns A\[1\] 1 PIN PIN_B6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 3; PIN Node = 'A\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 56 72 240 72 "A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.607 ns) + CELL(0.545 ns) 6.009 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~6 2 COMB LCCOMB_X30_Y1_N2 2 " "Info: 2: + IC(4.607 ns) + CELL(0.545 ns) = 6.009 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~6'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.152 ns" { A[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.044 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~10 3 COMB LCCOMB_X30_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.044 ns; Loc. = LCCOMB_X30_Y1_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~10'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.079 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~14 4 COMB LCCOMB_X30_Y1_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.079 ns; Loc. = LCCOMB_X30_Y1_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~14'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.114 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~18 5 COMB LCCOMB_X30_Y1_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.114 ns; Loc. = LCCOMB_X30_Y1_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~18'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.149 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~22 6 COMB LCCOMB_X30_Y1_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.149 ns; Loc. = LCCOMB_X30_Y1_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~22'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.184 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~26 7 COMB LCCOMB_X30_Y1_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.184 ns; Loc. = LCCOMB_X30_Y1_N12; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~26'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.309 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~29 8 COMB LCCOMB_X30_Y1_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.309 ns; Loc. = LCCOMB_X30_Y1_N14; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~29'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 6.406 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] 9 REG LCFF_X30_Y1_N15 3 " "Info: 9: + IC(0.000 ns) + CELL(0.097 ns) = 6.406 ns; Loc. = LCFF_X30_Y1_N15; Fanout = 3; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 28.08 % ) " "Info: Total cell delay = 1.799 ns ( 28.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.607 ns ( 71.92 % ) " "Info: Total interconnect delay = 4.607 ns ( 71.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.406 ns" { A[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.406 ns" { A[1] {} A[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 4.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.857ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X30_Y1_N15 3 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N15; Fanout = 3; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.406 ns" { A[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "6.406 ns" { A[1] {} A[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~6 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~10 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~14 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~18 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~22 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~26 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~29 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 4.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.857ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[4\] lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] 8.357 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[4\]\" through register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]\" is 8.357 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] 3 REG LCFF_X30_Y1_N9 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N9; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.773 ns + Longest register pin " "Info: + Longest register to pin delay is 5.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\] 1 REG LCFF_X30_Y1_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N9; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.629 ns) + CELL(2.144 ns) 5.773 ns out\[4\] 2 PIN PIN_F20 0 " "Info: 2: + IC(3.629 ns) + CELL(2.144 ns) = 5.773 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'out\[4\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] out[4] } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 80 624 800 96 "out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 37.14 % ) " "Info: Total cell delay = 2.144 ns ( 37.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.629 ns ( 62.86 % ) " "Info: Total interconnect delay = 3.629 ns ( 62.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] out[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} out[4] {} } { 0.000ns 3.629ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.773 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] out[4] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.773 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[4] {} out[4] {} } { 0.000ns 3.629ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk OE 8.421 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"OE\" is 8.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.890 ns) + CELL(0.228 ns) 5.972 ns inst35 2 COMB LCCOMB_X30_Y1_N16 1 " "Info: 2: + IC(4.890 ns) + CELL(0.228 ns) = 5.972 ns; Loc. = LCCOMB_X30_Y1_N16; Fanout = 1; COMB Node = 'inst35'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.118 ns" { clk inst35 } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 328 1592 1656 376 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(1.972 ns) 8.421 ns OE 3 PIN PIN_Y6 0 " "Info: 3: + IC(0.477 ns) + CELL(1.972 ns) = 8.421 ns; Loc. = PIN_Y6; Fanout = 0; PIN Node = 'OE'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { inst35 OE } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 344 1656 1832 360 "OE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.054 ns ( 36.27 % ) " "Info: Total cell delay = 3.054 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 63.73 % ) " "Info: Total interconnect delay = 5.367 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.421 ns" { clk inst35 OE } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "8.421 ns" { clk {} clk~combout {} inst35 {} OE {} } { 0.000ns 0.000ns 4.890ns 0.477ns } { 0.000ns 0.854ns 0.228ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\] B\[1\] clk -2.487 ns register " "Info: th for register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\]\" (data pin = \"B\[1\]\", clock pin = \"clk\") is -2.487 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 96 176 344 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\] 3 REG LCFF_X30_Y1_N3 2 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.126 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns B\[1\] 1 PIN PIN_T10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 3; PIN Node = 'B\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "LW2.bdf" "" { Schematic "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/LW2.bdf" { { 112 72 240 128 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.731 ns) + CELL(0.491 ns) 5.029 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~5 2 COMB LCCOMB_X30_Y1_N2 1 " "Info: 2: + IC(3.731 ns) + CELL(0.491 ns) = 5.029 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|op_1~5'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.222 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.126 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\] 3 REG LCFF_X30_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.126 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_cdk:auto_generated\|pipeline_dffe\[1\]'" {  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "db/add_sub_cdk.tdf" "" { Text "D:/папки/09-03-01/Проектирование систем обработки и передачи информации Востриков/ЛР2/db/add_sub_cdk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.395 ns ( 27.21 % ) " "Info: Total cell delay = 1.395 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 72.79 % ) " "Info: Total interconnect delay = 3.731 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { B[1] {} B[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] {} } { 0.000ns 0.000ns 3.731ns 0.000ns } { 0.000ns 0.807ns 0.491ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { clk clk~clkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.126 ns" { B[1] lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] } "NODE_NAME" } } { "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/quartus/quartus/bin/Technology_Viewer.qrui" "5.126 ns" { B[1] {} B[1]~combout {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|op_1~5 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_cdk:auto_generated|pipeline_dffe[1] {} } { 0.000ns 0.000ns 3.731ns 0.000ns } { 0.000ns 0.807ns 0.491ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 22:53:28 2022 " "Info: Processing ended: Tue Dec 20 22:53:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
