// Seed: 3474687373
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd18
) (
    input supply0 _id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input tri1 id_5,
    output uwire id_6
);
  logic [1 'd0 : id_0  -  1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2;
  wire [-1 : 1] id_1, id_2, id_3, id_4, id_5, id_6, id_7;
endmodule
