{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493423368259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493423368260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 01:49:28 2017 " "Processing started: Sat Apr 29 01:49:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493423368260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423368260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423368260 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1493423368512 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1493423368512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381226 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SpiControl.v 1 1 " "Found 1 design units, including 1 entities, in source file SpiControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpiControl " "Found entity 1: SpiControl" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensor_mux-Behavioral " "Found design unit 1: sensor_mux-Behavioral" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381229 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensor_mux " "Found entity 1: sensor_mux" {  } { { "sensor_mux.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381229 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighthouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lighthouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lighthouse-Behavioral " "Found design unit 1: lighthouse-Behavioral" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381230 ""} { "Info" "ISGN_ENTITY_NAME" "1 lighthouse " "Found entity 1: lighthouse" {  } { { "lighthouse.vhd" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "darkroom_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file darkroom_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 darkroom_top " "Found entity 1: darkroom_top" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/simple_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConcatenateSensorValues.v 1 1 " "Found 1 design units, including 1 entities, in source file ConcatenateSensorValues.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatenateSensorValues " "Found entity 1: ConcatenateSensorValues" {  } { { "ConcatenateSensorValues.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/ConcatenateSensorValues.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_select.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_select " "Found entity 1: sensor_select" {  } { { "sensor_select.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DarkRoomControl.v 1 1 " "Found 1 design units, including 1 entities, in source file DarkRoomControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DarkRoomControl " "Found entity 1: DarkRoomControl" {  } { { "DarkRoomControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/DarkRoomControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "darkroom_top " "Elaborating entity \"darkroom_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493423381296 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT pos_reset " "Block or symbol \"NOT\" of instance \"pos_reset\" overlaps another block or symbol" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1136 1928 1976 1168 "pos_reset" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1493423381308 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 and2 " "Block or symbol \"AND2\" of instance \"and2\" overlaps another block or symbol" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1456 1904 1968 1504 "and2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1493423381308 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "spi_master inst2 " "Block or symbol \"spi_master\" of instance \"inst2\" overlaps another block or symbol" {  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1088 2008 2240 1424 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1493423381308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst2 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst2\"" {  } { { "darkroom_top.bdf" "inst2" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1088 2008 2240 1424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiControl SpiControl:inst11 " "Elaborating entity \"SpiControl\" for hierarchy \"SpiControl:inst11\"" {  } { { "darkroom_top.bdf" "inst11" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1136 1472 1712 1376 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpiControl.v(41) " "Verilog HDL assignment warning at SpiControl.v(41): truncated value with size 32 to match size of target (8)" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493423381324 "|darkroom_top|SpiControl:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SpiControl.v(79) " "Verilog HDL assignment warning at SpiControl.v(79): truncated value with size 32 to match size of target (8)" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493423381324 "|darkroom_top|SpiControl:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DarkRoomControl DarkRoomControl:inst1 " "Elaborating entity \"DarkRoomControl\" for hierarchy \"DarkRoomControl:inst1\"" {  } { { "darkroom_top.bdf" "inst1" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1472 1496 1680 1584 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst33 " "Elaborating entity \"counter\" for hierarchy \"counter:inst33\"" {  } { { "darkroom_top.bdf" "inst33" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 416 1032 1256 496 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "darkroom_top.bdf" "inst" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 384 736 952 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381393 ""}  } { { "pll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493423381393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:inst3 " "Elaborating entity \"fifo\" for hierarchy \"fifo:inst3\"" {  } { { "darkroom_top.bdf" "inst3" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 744 1968 2144 936 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:inst3\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:inst3\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:inst3\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:inst3\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:inst3\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423381616 ""}  } { { "fifo.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493423381616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e041 " "Found entity 1: scfifo_e041" {  } { { "db/scfifo_e041.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_e041.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e041 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated " "Elaborating entity \"scfifo_e041\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/letrend/altera/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1o31 " "Found entity 1: a_dpfifo_1o31" {  } { { "db/a_dpfifo_1o31.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1o31 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo " "Elaborating entity \"a_dpfifo_1o31\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\"" {  } { { "db/scfifo_e041.tdf" "dpfifo" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/scfifo_e041.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/altsyncram_pdh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|altsyncram_pdh1:FIFOram " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|altsyncram_pdh1:FIFOram\"" {  } { { "db/a_dpfifo_1o31.tdf" "FIFOram" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1o31.tdf" "almost_full_comparer" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_1o31.tdf" "three_comparison" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1o31.tdf" "rd_ptr_msb" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_1o31.tdf" "usedw_counter" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423381864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423381864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"fifo:inst3\|scfifo:scfifo_component\|scfifo_e041:auto_generated\|a_dpfifo_1o31:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_1o31.tdf" "wr_ptr" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/a_dpfifo_1o31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_select sensor_select:inst43 " "Elaborating entity \"sensor_select\" for hierarchy \"sensor_select:inst43\"" {  } { { "darkroom_top.bdf" "inst43" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 768 1520 1800 1104 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor_select.v(29) " "Verilog HDL assignment warning at sensor_select.v(29): truncated value with size 32 to match size of target (8)" {  } { { "sensor_select.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_select.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493423381868 "|darkroom_top|sensor_select:inst43"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sensor_select.v(30) " "Verilog HDL Case Statement information at sensor_select.v(30): all case item expressions in this case statement are onehot" {  } { { "sensor_select.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/sensor_select.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1493423381868 "|darkroom_top|sensor_select:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst6 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst6\"" {  } { { "darkroom_top.bdf" "inst6" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 696 616 840 776 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst7 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst7\"" {  } { { "darkroom_top.bdf" "inst7" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 824 616 840 904 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst8 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst8\"" {  } { { "darkroom_top.bdf" "inst8" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 952 616 840 1032 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst9 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst9\"" {  } { { "darkroom_top.bdf" "inst9" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1080 616 840 1160 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot oneshot:inst18 " "Elaborating entity \"oneshot\" for hierarchy \"oneshot:inst18\"" {  } { { "darkroom_top.bdf" "inst18" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 824 992 1160 904 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst10 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst10\"" {  } { { "darkroom_top.bdf" "inst10" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1208 616 840 1288 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst12 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst12\"" {  } { { "darkroom_top.bdf" "inst12" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1336 616 840 1416 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst13 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst13\"" {  } { { "darkroom_top.bdf" "inst13" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1464 616 840 1544 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst15 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst15\"" {  } { { "darkroom_top.bdf" "inst15" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1592 616 840 1672 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst27 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst27\"" {  } { { "darkroom_top.bdf" "inst27" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1720 616 840 1800 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst29 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst29\"" {  } { { "darkroom_top.bdf" "inst29" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1848 616 840 1928 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst31 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst31\"" {  } { { "darkroom_top.bdf" "inst31" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1976 608 832 2056 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst34 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst34\"" {  } { { "darkroom_top.bdf" "inst34" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2104 608 832 2184 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst36 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst36\"" {  } { { "darkroom_top.bdf" "inst36" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2232 608 832 2312 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst38 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst38\"" {  } { { "darkroom_top.bdf" "inst38" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2360 600 824 2440 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst40 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst40\"" {  } { { "darkroom_top.bdf" "inst40" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2488 600 824 2568 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lighthouse lighthouse:inst42 " "Elaborating entity \"lighthouse\" for hierarchy \"lighthouse:inst42\"" {  } { { "darkroom_top.bdf" "inst42" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2616 592 816 2696 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423381933 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DarkRoomControl:inst1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DarkRoomControl:inst1\|Mod0\"" {  } { { "DarkRoomControl.v" "Mod0" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/DarkRoomControl.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493423388978 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493423388978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DarkRoomControl:inst1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DarkRoomControl:inst1\|lpm_divide:Mod0\"" {  } { { "DarkRoomControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/DarkRoomControl.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423389001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DarkRoomControl:inst1\|lpm_divide:Mod0 " "Instantiated megafunction \"DarkRoomControl:inst1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423389001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423389001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423389001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493423389001 ""}  } { { "DarkRoomControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/DarkRoomControl.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493423389001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423389036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423389036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423389039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423389039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423389074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423389074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423389119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423389119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493423389157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423389157 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SpiControl.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493423390700 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493423390700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1493423395048 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DarkRoomControl:inst1\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_29_result_int\[1\]~18 " "Logic cell \"DarkRoomControl:inst1\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_29_result_int\[1\]~18\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_29_result_int\[1\]~18" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/alt_u_div_u9f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1493423402423 ""} { "Info" "ISCL_SCL_CELL_NAME" "DarkRoomControl:inst1\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_30_result_int\[1\]~20 " "Logic cell \"DarkRoomControl:inst1\|lpm_divide:Mod0\|lpm_divide_gcm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_30_result_int\[1\]~20\"" {  } { { "db/alt_u_div_u9f.tdf" "add_sub_30_result_int\[1\]~20" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/alt_u_div_u9f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1493423402423 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1493423402423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493423403689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493423403689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21350 " "Implemented 21350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493423404775 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493423404775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21285 " "Implemented 21285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493423404775 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493423404775 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1493423404775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493423404775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1145 " "Peak virtual memory: 1145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493423404812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 01:50:04 2017 " "Processing ended: Sat Apr 29 01:50:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493423404812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493423404812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493423404812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423404812 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493423404981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1493423405776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493423405776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 01:50:05 2017 " "Processing started: Sat Apr 29 01:50:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493423405776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493423405776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493423405776 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493423405823 ""}
{ "Info" "0" "" "Project  = darkroom" {  } {  } 0 0 "Project  = darkroom" 0 0 "Fitter" 0 0 1493423405824 ""}
{ "Info" "0" "" "Revision = darkroom_top" {  } {  } 0 0 "Revision = darkroom_top" 0 0 "Fitter" 0 0 1493423405824 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1493423406072 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1493423406072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "darkroom_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"darkroom_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493423406159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493423406194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493423406194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1493423406241 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1493423406241 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493423406588 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493423406595 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423406885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423406885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423406885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493423406885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423406917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423406917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423406917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423406917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423406917 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493423406917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493423406924 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493423408186 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1493423411451 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1493423411509 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1493423411509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1493423411509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor15_signal " "Node: sensor15_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst42\|data_available sensor15_signal " "Register lighthouse:inst42\|data_available is being clocked by sensor15_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor15_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor14_signal " "Node: sensor14_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst40\|data_available sensor14_signal " "Register lighthouse:inst40\|data_available is being clocked by sensor14_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor14_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor13_signal " "Node: sensor13_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst38\|data_available sensor13_signal " "Register lighthouse:inst38\|data_available is being clocked by sensor13_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor13_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor12_signal " "Node: sensor12_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst36\|data_available sensor12_signal " "Register lighthouse:inst36\|data_available is being clocked by sensor12_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor12_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor11_signal " "Node: sensor11_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst34\|data_available sensor11_signal " "Register lighthouse:inst34\|data_available is being clocked by sensor11_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor11_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor9_signal " "Node: sensor9_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst29\|data_available sensor9_signal " "Register lighthouse:inst29\|data_available is being clocked by sensor9_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor9_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor8_signal " "Node: sensor8_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst27\|data_available sensor8_signal " "Register lighthouse:inst27\|data_available is being clocked by sensor8_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor8_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor10_signal " "Node: sensor10_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst31\|data_available sensor10_signal " "Register lighthouse:inst31\|data_available is being clocked by sensor10_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor10_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor0_signal " "Node: sensor0_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst6\|data_available sensor0_signal " "Register lighthouse:inst6\|data_available is being clocked by sensor0_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor0_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor7_signal " "Node: sensor7_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst15\|data_available sensor7_signal " "Register lighthouse:inst15\|data_available is being clocked by sensor7_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor7_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor6_signal " "Node: sensor6_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst13\|data_available sensor6_signal " "Register lighthouse:inst13\|data_available is being clocked by sensor6_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411549 "|darkroom_top|sensor6_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor5_signal " "Node: sensor5_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst12\|data_available sensor5_signal " "Register lighthouse:inst12\|data_available is being clocked by sensor5_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411550 "|darkroom_top|sensor5_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor4_signal " "Node: sensor4_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst10\|data_available sensor4_signal " "Register lighthouse:inst10\|data_available is being clocked by sensor4_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411550 "|darkroom_top|sensor4_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor2_signal " "Node: sensor2_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst8\|data_available sensor2_signal " "Register lighthouse:inst8\|data_available is being clocked by sensor2_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411550 "|darkroom_top|sensor2_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor1_signal " "Node: sensor1_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst7\|data_available sensor1_signal " "Register lighthouse:inst7\|data_available is being clocked by sensor1_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411550 "|darkroom_top|sensor1_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor3_signal " "Node: sensor3_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst9\|data_available sensor3_signal " "Register lighthouse:inst9\|data_available is being clocked by sensor3_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423411550 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423411550 "|darkroom_top|sensor3_signal"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1493423411620 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1493423411627 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423411628 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423411628 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423411628 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423411628 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1493423411628 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414103 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 440 480 656 456 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414103 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor14_signal~input (placed in PIN F9 (DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8)) " "Automatically promoted node sensor14_signal~input (placed in PIN F9 (DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414104 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2512 408 592 2528 "sensor14_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38595 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor15_signal~input (placed in PIN E9 (DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9)) " "Automatically promoted node sensor15_signal~input (placed in PIN E9 (DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414104 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2640 400 584 2656 "sensor15_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38596 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor3_signal~input (placed in PIN A6 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11)) " "Automatically promoted node sensor3_signal~input (placed in PIN A6 (DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414104 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1104 440 608 1120 "sensor3_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38584 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414104 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor8_signal~input (placed in PIN C8 (DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10)) " "Automatically promoted node sensor8_signal~input (placed in PIN C8 (DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423414104 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1744 432 608 1760 "sensor8_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38589 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423414104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493423415955 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493423415967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493423415968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493423415993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493423416014 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493423416039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493423416039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493423416052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493423416610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493423416623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493423416623 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button1 " "Node \"button1\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1493423418275 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1493423418275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423418276 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493423418310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493423420595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423426088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493423426243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493423483316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:57 " "Fitter placement operations ending: elapsed time is 00:00:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423483316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493423487010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493423494546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493423494546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493423500627 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493423500627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423500631 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.07 " "Total time spent on timing analysis during the Fitter is 5.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493423501183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493423501321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493423503697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493423503708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493423506072 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423509875 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493423511796 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MPU_6050_interrupt_in 3.3-V LVTTL D12 " "Pin MPU_6050_interrupt_in uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { MPU_6050_interrupt_in } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MPU_6050_interrupt_in" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1288 1248 1456 1304 "MPU_6050_interrupt_in" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor2_signal 3.3-V LVTTL B6 " "Pin sensor2_signal uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor2_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor2_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 976 440 608 992 "sensor2_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor1_signal 3.0-V LVTTL D5 " "Pin sensor1_signal uses I/O standard 3.0-V LVTTL at D5" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor1_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor1_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 848 440 608 864 "sensor1_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor0_signal 3.3-V LVTTL A5 " "Pin sensor0_signal uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor0_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor0_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 720 432 608 736 "sensor0_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor3_signal 3.3-V LVTTL A6 " "Pin sensor3_signal uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor3_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor3_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1104 440 608 1120 "sensor3_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor4_signal 3.3-V LVTTL B7 " "Pin sensor4_signal uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor4_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor4_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1232 440 608 1248 "sensor4_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor5_signal 3.3-V LVTTL D6 " "Pin sensor5_signal uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor5_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor5_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1360 440 608 1376 "sensor5_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor6_signal 3.3-V LVTTL A7 " "Pin sensor6_signal uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor6_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor6_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1488 440 608 1504 "sensor6_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor7_signal 3.3-V LVTTL C6 " "Pin sensor7_signal uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor7_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor7_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1616 440 608 1632 "sensor7_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor8_signal 3.3-V LVTTL C8 " "Pin sensor8_signal uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor8_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor8_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1744 432 608 1760 "sensor8_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor9_signal 3.3-V LVTTL E6 " "Pin sensor9_signal uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor9_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor9_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1872 432 608 1888 "sensor9_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor10_signal 3.3-V LVTTL E7 " "Pin sensor10_signal uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor10_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor10_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2000 416 600 2016 "sensor10_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor11_signal 3.3-V LVTTL D8 " "Pin sensor11_signal uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor11_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor11_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2128 416 600 2144 "sensor11_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor12_signal 3.3-V LVTTL E8 " "Pin sensor12_signal uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor12_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor12_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2256 416 600 2272 "sensor12_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor13_signal 3.3-V LVTTL F8 " "Pin sensor13_signal uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor13_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor13_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2384 408 592 2400 "sensor13_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor14_signal 3.3-V LVTTL F9 " "Pin sensor14_signal uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor14_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor14_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2512 408 592 2528 "sensor14_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor15_signal 3.3-V LVTTL E9 " "Pin sensor15_signal uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor15_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor15_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2640 400 584 2656 "sensor15_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL B11 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { spi_miso } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1160 1776 1944 1176 "spi_miso" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423511854 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493423511854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg " "Generated suppressed messages file /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493423512830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1453 " "Peak virtual memory: 1453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493423515244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 01:51:55 2017 " "Processing ended: Sat Apr 29 01:51:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493423515244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:50 " "Elapsed time: 00:01:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493423515244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:23 " "Total CPU time (on all processors): 00:04:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493423515244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493423515244 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 30 s " "Quartus Prime Flow was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493423515527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1493423516522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493423516523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 01:51:56 2017 " "Processing started: Sat Apr 29 01:51:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493423516523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1493423516523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off darkroom -c darkroom_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1493423516523 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1493423519247 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1493423519321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493423519642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 01:51:59 2017 " "Processing ended: Sat Apr 29 01:51:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493423519642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493423519642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493423519642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493423519642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 30 s " "Quartus Prime Flow was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1493423519962 ""}
