{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667452617252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667452617252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  2 23:16:57 2022 " "Processing started: Wed Nov  2 23:16:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667452617252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452617252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica1alu -c practica1alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452617252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667452617738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frecuencia_5Hz-Contador " "Found design unit 1: frecuencia_5Hz-Contador" {  } { { "divisor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627470 ""} { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_5Hz " "Found entity 1: frecuencia_5Hz" {  } { { "divisor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "texto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file texto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 texto-bhr " "Found design unit 1: texto-bhr" {  } { { "texto.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/texto.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627473 ""} { "Info" "ISGN_ENTITY_NAME" "1 texto " "Found entity 1: texto" {  } { { "texto.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/texto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "letras.vhd 2 1 " "Found 2 design units, including 1 entities, in source file letras.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 letras-bhr " "Found design unit 1: letras-bhr" {  } { { "letras.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/letras.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627475 ""} { "Info" "ISGN_ENTITY_NAME" "1 letras " "Found entity 1: letras" {  } { { "letras.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/letras.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-bhr " "Found design unit 1: display-bhr" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627478 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convertidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 convertidor-bhr " "Found design unit 1: convertidor-bhr" {  } { { "convertidor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/convertidor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627480 ""} { "Info" "ISGN_ENTITY_NAME" "1 convertidor " "Found entity 1: convertidor" {  } { { "convertidor.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/convertidor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica1alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica1alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica1alu " "Found entity 1: practica1alu" {  } { { "practica1alu.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-bhr " "Found design unit 1: full_adder-bhr" {  } { { "full_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/full_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627484 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_adder-bhr " "Found design unit 1: eight_bit_adder-bhr" {  } { { "eight_bit_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/eight_bit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627487 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_adder " "Found entity 1: eight_bit_adder" {  } { { "eight_bit_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/eight_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-bhr " "Found design unit 1: multiplicador-bhr" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/multiplicador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627489 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ten_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ten_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ten_bit_adder-bhr " "Found design unit 1: ten_bit_adder-bhr" {  } { { "ten_bit_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/ten_bit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627492 ""} { "Info" "ISGN_ENTITY_NAME" "1 ten_bit_adder " "Found entity 1: ten_bit_adder" {  } { { "ten_bit_adder.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/ten_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_aritmetica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidad_aritmetica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidad_aritmetica-bhr " "Found design unit 1: unidad_aritmetica-bhr" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627494 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidad_aritmetica " "Found entity 1: unidad_aritmetica" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667452627494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica1alu " "Elaborating entity \"practica1alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667452627538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "practica1alu.bdf" "inst2" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 200 912 1080 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627540 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led display.vhd(14) " "VHDL Signal Declaration warning at display.vhd(14): used implicit default value for signal \"led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "op display.vhd(30) " "VHDL Signal Declaration warning at display.vhd(30): used explicit default value for signal \"op\" because signal was never assigned a value" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux display.vhd(98) " "VHDL Process Statement warning at display.vhd(98): signal \"aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ledsito display.vhd(99) " "VHDL Process Statement warning at display.vhd(99): signal \"ledsito\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letter display.vhd(100) " "VHDL Process Statement warning at display.vhd(100): signal \"letter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "letrita display.vhd(102) " "VHDL Process Statement warning at display.vhd(102): signal \"letrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627542 "|practica1alu|display:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "texto display:inst2\|texto:mensaje " "Elaborating entity \"texto\" for hierarchy \"display:inst2\|texto:mensaje\"" {  } { { "display.vhd" "mensaje" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letras display:inst2\|letras:letra " "Elaborating entity \"letras\" for hierarchy \"display:inst2\|letras:letra\"" {  } { { "display.vhd" "letra" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/display.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frecuencia_5Hz frecuencia_5Hz:inst3 " "Elaborating entity \"frecuencia_5Hz\" for hierarchy \"frecuencia_5Hz:inst3\"" {  } { { "practica1alu.bdf" "inst3" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 328 720 856 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertidor convertidor:inst1 " "Elaborating entity \"convertidor\" for hierarchy \"convertidor:inst1\"" {  } { { "practica1alu.bdf" "inst1" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 200 696 856 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_aritmetica unidad_aritmetica:inst " "Elaborating entity \"unidad_aritmetica\" for hierarchy \"unidad_aritmetica:inst\"" {  } { { "practica1alu.bdf" "inst" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 200 504 672 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627550 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "suma_aux unidad_aritmetica.vhd(37) " "VHDL Process Statement warning at unidad_aritmetica.vhd(37): signal \"suma_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627551 "|practica1alu|unidad_aritmetica:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "res_aux unidad_aritmetica.vhd(38) " "VHDL Process Statement warning at unidad_aritmetica.vhd(38): signal \"res_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627551 "|practica1alu|unidad_aritmetica:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mul_aux unidad_aritmetica.vhd(39) " "VHDL Process Statement warning at unidad_aritmetica.vhd(39): signal \"mul_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667452627551 "|practica1alu|unidad_aritmetica:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "suma_aux\[9\] unidad_aritmetica.vhd(14) " "Using initial value X (don't care) for net \"suma_aux\[9\]\" at unidad_aritmetica.vhd(14)" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627551 "|practica1alu|unidad_aritmetica:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "res_aux\[9\] unidad_aritmetica.vhd(14) " "Using initial value X (don't care) for net \"res_aux\[9\]\" at unidad_aritmetica.vhd(14)" {  } { { "unidad_aritmetica.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452627551 "|practica1alu|unidad_aritmetica:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_adder unidad_aritmetica:inst\|eight_bit_adder:sumador " "Elaborating entity \"eight_bit_adder\" for hierarchy \"unidad_aritmetica:inst\|eight_bit_adder:sumador\"" {  } { { "unidad_aritmetica.vhd" "sumador" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder unidad_aritmetica:inst\|eight_bit_adder:sumador\|full_adder:fullAdder1 " "Elaborating entity \"full_adder\" for hierarchy \"unidad_aritmetica:inst\|eight_bit_adder:sumador\|full_adder:fullAdder1\"" {  } { { "eight_bit_adder.vhd" "fullAdder1" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/eight_bit_adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador unidad_aritmetica:inst\|multiplicador:multiplicacion " "Elaborating entity \"multiplicador\" for hierarchy \"unidad_aritmetica:inst\|multiplicador:multiplicacion\"" {  } { { "unidad_aritmetica.vhd" "multiplicacion" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/unidad_aritmetica.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout_aux multiplicador.vhd(17) " "Verilog HDL or VHDL warning at multiplicador.vhd(17): object \"Cout_aux\" assigned a value but never read" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/multiplicador.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667452627560 "|unidad_aritmetica|multiplicador:multiplicacion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ten_bit_adder unidad_aritmetica:inst\|multiplicador:multiplicacion\|ten_bit_adder:suma1 " "Elaborating entity \"ten_bit_adder\" for hierarchy \"unidad_aritmetica:inst\|multiplicador:multiplicacion\|ten_bit_adder:suma1\"" {  } { { "multiplicador.vhd" "suma1" { Text "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/multiplicador.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452627560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667452628839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667452629593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667452629593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "practica1alu.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 224 296 464 240 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667452629653 "|practica1alu|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "practica1alu.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 224 296 464 240 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667452629653 "|practica1alu|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "practica1alu.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 240 296 464 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667452629653 "|practica1alu|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "practica1alu.bdf" "" { Schematic "C:/Users/Angel/Documents/Documentos de ESCOM/5to Semestre/Arquitectura de Computadoras/ArquitecturaComputadoras-1/Practica1/practica1alu.bdf" { { 240 296 464 256 "B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667452629653 "|practica1alu|B[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667452629653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667452629653 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667452629653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667452629653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667452629653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667452629693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  2 23:17:09 2022 " "Processing ended: Wed Nov  2 23:17:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667452629693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667452629693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667452629693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667452629693 ""}
