\hypertarget{struct_i2_s___type}{}\doxysection{I2\+S\+\_\+\+Type Struct Reference}
\label{struct_i2_s___type}\index{I2S\_Type@{I2S\_Type}}


{\ttfamily \#include $<$MK64\+F12.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae25f25d231ebd0797ab668fafc159cb1}{TCSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac45e21023c3fd22f6a7217adf594e1cf}{TCR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6f5b1e92ab914ccb0f1b97526680f96c}{TCR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gacb3874d5b17f1a69cda183bfb5c19f01}{TCR3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab18c2c7b12ad4a466b93d1a13f7ccda6}{TCR4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga643051e6a1c91721805df0d32f89527c}{TCR5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gab5b3e978eb3ceb8a2aadaeeab28db00b}{RESERVED\+\_\+0}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga6fe1dda34b3cea236dfdd02efe92a380}{TDR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{RESERVED\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac783a4997e25dad22398e06c1508e439}{TFR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa9d0b1e93a23f2a1a4399b7dc8ca3f00}{RESERVED\+\_\+2}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga3e887c5c285e65bbc87c0a23c531aba6}{TMR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa4a10ace4c244776c53d30a60206c08b}{RESERVED\+\_\+3}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga4bd87e1ea284e1d076f3578a2baaf46f}{RCSR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga578197fc638ed6de2a5d613f5990b271}{RCR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga9560604d875c42e73b93cb4633d13485}{RCR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf7349cdff6c10c51c1121cb773a4c66f}{RCR3}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga2759578aeb0559bb082711fb098cab86}{RCR4}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gada7710d759d7acf10943abc061455f3d}{RCR5}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71033e44d51c3ca5bd7d938bf1685d47}{RESERVED\+\_\+4}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa97af36158211310136147fda0520b5e}{RDR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaaf405456524d9a896032b2d5360a1b7e}{RESERVED\+\_\+5}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga210275a17eb72f5b784d3cbf55217661}{RFR}} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7ba5060aa714d2b81fe98e158a77524e}{RESERVED\+\_\+6}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaed92ad6e80b4c577d8f78cb77ac11f4e}{RMR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8f61329171a8b4d554f60e46471ef6e7}{RESERVED\+\_\+7}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae43f5aa9a8b7b52312047fe51eb0a8c2}{MDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2S -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
SDK/\+CMSIS/\mbox{\hyperlink{_m_k64_f12_8h}{MK64\+F12.\+h}}\end{DoxyCompactItemize}
