library verilog;
use verilog.vl_types.all;
entity cpu is
    port(
        clk_i           : in     vl_logic
    );
end cpu;
