Fitter report for arria_v_golden_pwr_ddr_1333mhz
Sun Jul 05 16:38:26 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Sun Jul 05 16:38:26 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; arria_v_golden_pwr_ddr_1333mhz                  ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Arria V                                         ;
; Device                          ; 5AGTFC7H3F35I3                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,273 / 91,680 ( 7 % )                          ;
; Total registers                 ; 10298                                           ;
; Total pins                      ; 126 / 656 ( 19 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 208,664 / 13,987,840 ( 1 % )                    ;
; Total RAM Blocks                ; 46 / 1,366 ( 3 % )                              ;
; Total DSP Blocks                ; 0 / 800 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 24 ( 0 % )                                  ;
; Total HSSI PMA RX Deserializers ; 0 / 24 ( 0 % )                                  ;
; Total HSSI TX PCSs              ; 0 / 24 ( 0 % )                                  ;
; Total HSSI PMA TX Serializers   ; 0 / 24 ( 0 % )                                  ;
; Total PLLs                      ; 1 / 36 ( 3 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5AGTFC7H3F35I3                        ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.8%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   6.2%      ;
;     Processor 5            ;   5.8%      ;
;     Processor 6            ;   5.7%      ;
;     Processor 7            ;   5.6%      ;
;     Processor 8            ;   5.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                           ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                                ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                                                                                                                             ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_hr_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; DDR3_PWR_SIDE_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DM[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DM[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DM[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQS_n[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[32]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[33]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[34]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[35]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[36]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[37]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[38]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[39]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[40]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[41]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[42]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[43]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[44]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[45]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[46]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[47]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[48]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[49]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[50]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[51]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[52]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[53]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[54]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[55]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[56]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[57]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[58]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[59]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[60]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[61]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[62]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_PWR_SIDE_DQ[63]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_PWR_SIDE_DM[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; OSC_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                       ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                           ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                           ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                           ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                           ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                            ; CLKOUT                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                              ; OUTCLK                   ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|afi_phy_clk                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_hr_clk                                                                                                                                                                                                                                                                                                                                                                   ; DIVCLK                   ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[0]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[1]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[2]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[3]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[4]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[5]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[6]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[7]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[8]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[9]                                              ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[10]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[11]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[12]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[13]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[14]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[15]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[16]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[17]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[17]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[18]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[18]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[19]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[19]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[20]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[20]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[21]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[22]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[23]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[24]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[25]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[26]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[27]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[28]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[29]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[30]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[30]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[31]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[31]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[32]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[32]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[33]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[33]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[34]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[34]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[35]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[35]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[36]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[37]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[38]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[39]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[39]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[40]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[40]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[41]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[42]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[42]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[43]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[43]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[44]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[44]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[45]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[45]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[46]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[46]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[47]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[48]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[49]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[49]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[50]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[51]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[52]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[52]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[53]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[54]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[54]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[55]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[55]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[56]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[56]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[57]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[58]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[58]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[59]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[59]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[60]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[61]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[61]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[62]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[62]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[63]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[63]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[64]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[64]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[65]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[65]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[66]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[66]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[67]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[67]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[68]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[68]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[69]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[69]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[70]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[70]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[71]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[71]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[72]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[72]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[73]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[73]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[74]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[74]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[75]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[75]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[76]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[76]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[77]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[77]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[78]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[78]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[79]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[79]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[80]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[80]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[81]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[81]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[82]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[82]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[83]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[83]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[84]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[84]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[85]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[85]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[86]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[86]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[87]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[87]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[88]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[88]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[89]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[89]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[90]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[90]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[91]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[91]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[92]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[92]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[93]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[93]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[94]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[94]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[95]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[95]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[96]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[96]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[97]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[97]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[98]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[98]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[99]                                                                                                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[99]                                             ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[100]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[100]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[101]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[101]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[102]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[102]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[103]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[103]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[104]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[104]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[105]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[105]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[106]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[106]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[107]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[107]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[108]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[108]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[109]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[109]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[110]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[110]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[111]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[111]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[112]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[112]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[113]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[113]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[114]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[114]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[115]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[115]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[116]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[116]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[117]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[117]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[118]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[118]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[119]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[119]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[120]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[120]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[121]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[121]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[122]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[122]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[123]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[123]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[124]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[124]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[125]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[125]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[126]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[126]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[127]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[127]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[128]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[128]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[129]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[129]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[130]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[130]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[131]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[131]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[132]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[132]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[133]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[133]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[134]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[134]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[135]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[135]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[136]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[136]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[137]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[137]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[138]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[138]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[139]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[139]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[140]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[140]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[141]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[141]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[142]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[142]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[143]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[143]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[144]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[144]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[145]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[145]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[146]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[146]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[147]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[147]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[148]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[148]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[149]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[149]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[150]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[150]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[151]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[151]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[152]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[152]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[153]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[153]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[154]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[154]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[155]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[155]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[156]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[156]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[157]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[157]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[158]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[158]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[159]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[159]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[160]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[160]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[161]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[161]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[162]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[162]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[163]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[163]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[164]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[164]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[165]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[165]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[166]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[166]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[167]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[167]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[168]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[168]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[169]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[169]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[170]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[170]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[171]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[171]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[172]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[172]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[173]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[173]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[174]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[174]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[175]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[175]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[176]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[176]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[177]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[177]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[178]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[178]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[179]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[179]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[180]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[180]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[181]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[181]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[182]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[182]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[183]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[183]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[184]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[184]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[185]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[185]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[186]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[186]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[187]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[187]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[188]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[188]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[189]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[189]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[190]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[190]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[191]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[191]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[192]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[192]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[193]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[193]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[194]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[194]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[195]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[195]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[196]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[196]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[197]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[197]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[198]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[198]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[199]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[199]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[200]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[200]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[201]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[201]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[202]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[202]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[203]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[203]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[204]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[204]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[205]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[205]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[206]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[206]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[207]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[207]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[208]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[208]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[209]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[209]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[210]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[210]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[211]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[211]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[212]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[212]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[213]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[213]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[214]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[214]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[215]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[215]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[216]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[216]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[217]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[217]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[218]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[218]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[219]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[219]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[220]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[220]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[221]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[221]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[222]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[222]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[223]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[223]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[224]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[224]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[225]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[225]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[226]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[226]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[227]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[227]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[228]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[228]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[229]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[229]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[230]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[230]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[231]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[231]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[232]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[232]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[233]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[233]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[234]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[234]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[235]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[235]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[236]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[236]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[237]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[237]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[238]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[238]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[239]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[239]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[240]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[240]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[241]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[241]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[242]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[242]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[243]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[243]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[244]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[244]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[245]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[245]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[246]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[246]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[247]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[247]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[248]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[248]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[249]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[249]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[250]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[250]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[251]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[251]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[252]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[252]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[253]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[253]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[254]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[254]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[255]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[255]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[256]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[256]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[257]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[257]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[258]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[258]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[259]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[259]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[260]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[260]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[261]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[261]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[262]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[262]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[263]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[263]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[264]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[264]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[265]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[265]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[266]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[266]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[267]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[267]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[268]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[268]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[269]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[269]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[270]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[270]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[271]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[271]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[272]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[272]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[273]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[273]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[274]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[274]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[275]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[275]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[276]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[276]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[277]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[277]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[278]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[278]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[279]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[279]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[280]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[280]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[281]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[281]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[282]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[282]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[283]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[283]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[284]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[284]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[285]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[285]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[286]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[286]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[287]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[287]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[288]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[288]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[289]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[289]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[290]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[290]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[291]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[291]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[292]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[292]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[293]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[293]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[294]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[294]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[295]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[295]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[296]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[296]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[297]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[297]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[298]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[298]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[299]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[299]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[300]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[300]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[301]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[301]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[302]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[302]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[303]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[303]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[304]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[304]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[305]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[305]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[306]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[306]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[307]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[307]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[308]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[308]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[309]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[309]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[310]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[310]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[311]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[311]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[312]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[312]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[313]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[313]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[314]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[314]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[315]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[315]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[316]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[316]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[317]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[317]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[318]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[318]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[319]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[319]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[320]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[320]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[321]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[321]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[322]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[322]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[323]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[323]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[324]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[324]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[325]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[325]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[326]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[326]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[327]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[327]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[328]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[328]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[329]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[329]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[330]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[330]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[331]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[331]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[332]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[332]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[333]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[333]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[334]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[334]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[335]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[335]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[336]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[336]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[337]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[337]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[338]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[338]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[339]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[339]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[340]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[340]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[341]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[341]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[342]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[342]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[343]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[343]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[344]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[344]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[345]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[345]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[346]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[346]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[347]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[347]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[348]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[348]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[349]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[349]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[350]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[350]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[351]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[351]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[352]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[352]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[353]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[353]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[354]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[354]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[355]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[355]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[356]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[356]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[357]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[357]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[358]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[358]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[359]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[359]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[360]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[360]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[361]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[361]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[362]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[362]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[363]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[363]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[364]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[364]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[365]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[365]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[366]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[366]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[367]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[367]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[368]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[368]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[369]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[369]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[370]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[370]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[371]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[371]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[372]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[372]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[373]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[373]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[374]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[374]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[375]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[375]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[376]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[376]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[377]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[377]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[378]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[378]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[379]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[379]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[380]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[380]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[381]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[381]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[382]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[382]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[383]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[383]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[384]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[384]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[385]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[385]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[386]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[386]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[387]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[387]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[388]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[388]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[389]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[389]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[390]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[390]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[391]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[391]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[392]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[392]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[393]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[393]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[394]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[394]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[395]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[395]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[396]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[396]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[397]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[397]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[398]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[398]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[399]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[399]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[400]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[400]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[401]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[401]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[402]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[402]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[403]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[403]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[404]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[404]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[405]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[405]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[406]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[406]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[407]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[407]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[408]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[408]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[409]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[409]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[410]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[410]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[411]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[411]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[412]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[412]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[413]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[413]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[414]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[414]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[415]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[415]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[416]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[416]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[417]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[417]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[418]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[418]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[419]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[419]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[420]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[420]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[421]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[421]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[422]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[422]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[423]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[423]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[424]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[424]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[425]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[425]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[426]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[426]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[427]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[427]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[428]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[428]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[429]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[429]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[430]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[430]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[431]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[431]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[432]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[432]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[433]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[433]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[434]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[434]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[435]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[435]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[436]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[436]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[437]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[437]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[438]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[438]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[439]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[439]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[440]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[440]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[441]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[441]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[442]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[442]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[443]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[443]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[444]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[444]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[445]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[445]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[446]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[446]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[447]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[447]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[448]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[448]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[449]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[449]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[450]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[450]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[451]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[451]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[452]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[452]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[453]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[453]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[454]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[454]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[455]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[455]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[456]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[456]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[457]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[457]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[458]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[458]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[459]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[459]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[460]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[460]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[461]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[461]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[462]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[462]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[463]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[463]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[464]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[464]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[465]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[465]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[466]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[466]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[467]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[467]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[468]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[468]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[469]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[469]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[470]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[470]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[471]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[471]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[472]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[472]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[473]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[473]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[474]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[474]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[475]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[475]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[476]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[476]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[477]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[477]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[478]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[478]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[479]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[479]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[480]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[480]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[481]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[481]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[482]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[482]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[483]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[483]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[484]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[484]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[485]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[485]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[486]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[486]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[487]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[487]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[488]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[488]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[489]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[489]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[490]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[490]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[491]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[491]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[492]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[492]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[493]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[493]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[494]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[494]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[495]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[495]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[496]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[496]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[497]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[497]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[498]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[498]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[499]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[499]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[500]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[500]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[501]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[501]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[502]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[502]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[503]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[503]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[504]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[504]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[505]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[505]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[506]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[506]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[507]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[507]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[508]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[508]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[509]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[509]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[510]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[510]                                            ; PORTBDATAOUT             ;                       ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[511]                                                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|q_b[511]                                            ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a0                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a1                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a2                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a3                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a4                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a5                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a6                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a7                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a8                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a9                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a10                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a11                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a12                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a13                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a14                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a15                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a16                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a17                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a18                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a19                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a20                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a21                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a22                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a23                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a24                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a25                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a26                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a27                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a28                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a29                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a30                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ram_block1a31                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a0                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a1                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a2                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a3                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a4                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a5                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a6                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a7                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a8                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a9                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a10                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a11                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a12                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a13                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a14                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a15                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a16                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a17                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a18                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a19                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a20                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a21                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a22                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a23                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a24                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a25                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a26                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a27                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a28                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a29                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ram_block1a30                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; cont[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cont[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cont[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cont[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; cont[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cont[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cont[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cont[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; cont[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; cont[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|int_afi_cs_n_r[0][0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|int_afi_cs_n_r[0][0]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[1]~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[0]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_local_burst_size[0]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[2]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr_reach_max~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[3]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[3]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[8]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[8]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[9]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[9]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[13]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[13]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_write~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24]~DUPLICATE                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[35]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[35]~DUPLICATE                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[54]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[54]~DUPLICATE                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[62]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[62]~DUPLICATE                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[6].encoder_inst|int_input_data[43]                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[6].encoder_inst|int_input_data[43]~DUPLICATE                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[7]~DUPLICATE                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[13]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_precharge[0]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_precharge[0]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_write[0]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_write[0]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[1]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[3]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[3]~DUPLICATE                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|full_dff        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|full_dff~DUPLICATE        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|wrreq_delaya[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|wrreq_delaya[1]~DUPLICATE ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|cntr_0a7:usedw_counter|counter_reg_bit[0]      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|cntr_0a7:usedw_counter|counter_reg_bit[0]~DUPLICATE      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|wrreq_delaya[1]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|wrreq_delaya[1]~DUPLICATE                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][4]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[0][4]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[12]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[13]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[18]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[18]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[20]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[20]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[22]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[22]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]~DUPLICATE                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[25]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[25]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]~DUPLICATE                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[4]~DUPLICATE                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[8]                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[8]~DUPLICATE                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[11]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[11]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[12]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[13]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[16]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[16]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[17]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[17]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[25]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[25]~DUPLICATE                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[1]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][6]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][6]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][7]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][7]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][8]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][8]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][10]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][10]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][11]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][11]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][12]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][12]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_3[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_3[0]~DUPLICATE                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_3[0]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_3[0]~DUPLICATE                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_ctl_refresh_done[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|afi_ctl_refresh_done[0]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[3]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[11]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_power_down[0]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_power_down[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[2]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[2]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[5]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[5]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[8]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[8]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_do_power_down_r1                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_do_power_down_r1~DUPLICATE                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[6]~DUPLICATE                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[0]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][3]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][3]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][4]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][4]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][7]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|tcom_not_running_pipe[0][7]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[0][2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[0][0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|chipsel[1][0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_act_less_than_offset                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_act_less_than_offset~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_pch_less_than_offset~DUPLICATE                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[1]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[1]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[2]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[2]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[3]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|nor_cpv[3]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[1]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_act[1]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[2]                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[2]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[2]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_ready[2]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|pch_ready[2]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_pch[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_pch[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][5]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][5]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][13]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][13]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][2]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[0]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid_combi[1]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[1][3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[2][3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wrt[3][2]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[2]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act_diff_bank[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_act_diff_bank[1]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_rdwr[2]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_rdwr[2]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[1]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[2]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[2]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[3]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_four_act_to_act[3]~DUPLICATE                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pdn_period[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pdn_period[5]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pdn_period[11]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pdn_period[11]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_rd[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_rd[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~DUPLICATE                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]~DUPLICATE                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[7]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[7]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[8]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[8]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[9]                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[9]~DUPLICATE                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[13]~DUPLICATE                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[15]                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[15]~DUPLICATE                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter_full~DUPLICATE                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][5]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][5]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[8][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][0]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][0]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][1]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][2]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][2]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][3]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][5]                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][5]~DUPLICATE                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][0]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][2]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][3]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[10][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][0]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][1]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][3]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[11][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][1]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][2]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][4]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][2]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][3]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][4]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][1]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][2]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][3]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][3]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][4]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][0]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][1]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][2]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][5]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][5]~DUPLICATE                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[3][0]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[8][0]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[8][0]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[11][0]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[11][0]~DUPLICATE                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[4]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[4]~DUPLICATE                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[11]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[11]~DUPLICATE                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q1~DUPLICATE                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2~DUPLICATE                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[1]~DUPLICATE                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]~DUPLICATE                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]~DUPLICATE                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]~DUPLICATE                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~DUPLICATE                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[5]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]~DUPLICATE                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[10]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[10]~DUPLICATE                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~DUPLICATE                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[2]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[6]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[9]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[9]~DUPLICATE                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[10]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[10]~DUPLICATE                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[12]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[12]~DUPLICATE                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[14]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[14]~DUPLICATE                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|wdatap_dataread_dataid_r[0]~DUPLICATE                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[3]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[3]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[7]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[7]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[15]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[15]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[2]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[3]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_chip_width[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_chip_width[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_cwl[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_cwl[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_row_width[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_row_width[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_row_width[4]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_row_width[4]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tcl[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tcl[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tfaw[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tfaw[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tras[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tras[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trcd[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trcd[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trefi[12]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trefi[12]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trfc[5]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trfc[5]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twr[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twr[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twtr[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twtr[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_addr[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_addr[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_rdata[23]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_rdata[23]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_rdata[24]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_rdata[24]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_wdata[4]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_wdata[4]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_wdata[23]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_wdata[23]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_esc~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem[0][102]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem[0][102]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:if_csr_m0_master_limiter|pending_response_count[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:if_csr_m0_master_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|latency_shifter[0][10]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|latency_shifter[0][10]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|latency_shifter[3][1]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|latency_shifter[3][1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[16].rdata_en_r[2]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[16].rdata_en_r[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[16].rdata_en_r[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[16].rdata_en_r[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[19].rdata_en_r[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[19].rdata_en_r[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[26].rdata_en_r[3]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|oct_gen[26].rdata_en_r[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[3]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[9]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[9]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[15]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[15]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[27]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[27]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[35]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[35]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[36]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[36]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[37]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[37]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[50]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[50]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[67]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[67]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[68]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[68]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[70]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[70]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[71]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[71]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[93]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[93]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[94]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[94]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[99]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[99]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[101]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[101]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[142]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[142]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[164]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[164]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[168]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[168]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[173]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[173]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[183]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[183]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[191]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[191]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[193]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[193]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[196]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[196]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[199]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[199]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[201]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[201]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[203]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[203]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[217]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[217]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[227]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[227]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[229]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[229]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[238]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[238]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[241]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|read_fifo_output_l_rr[241]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[20]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[17]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[19]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[19]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[27]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[17]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[17]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[18]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_ctrl_rdctl_inst~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[0]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[14]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_status_reg_pie                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench|d_write                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench|d_write~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte2_data[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte2_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[0]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[3]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte3_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[12]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[17]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[17]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[21]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|d_writedata[21]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[7]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[18]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[18]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[28]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[28]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[2]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[2]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[5]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[5]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[9]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[9]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[37]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[37]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[41]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[41]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[45]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[45]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[59]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[59]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[63]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[63]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[6]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[6]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[15]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[15]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[21]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[21]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[23]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[23]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[24]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[24]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[27]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[27]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[33]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[33]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[35]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[35]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[37]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[37]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[40]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[40]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[49]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[49]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[51]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[51]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[52]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[52]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[54]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i|word[54]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_READING                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_READING~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_fifo_reset                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_fifo_reset~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[7]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_read_increment_vfifo_fr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_group[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][0]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][3]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][4]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][7]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][7]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][8]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][9]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][9]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][10]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][12]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[11]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dataout[12]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[13]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_ctl_trk_req_r2                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_ctl_trk_req_r2~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[4]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_mux_delay[4]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INIT                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INIT~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_JMPCOUNT~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PRECHARGE                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_PRECHARGE~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_SAMPLE                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_SAMPLE~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[10]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[15]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[17]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[12]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[26]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[2]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_req                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_req~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][11]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][29]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][29]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][11]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][12]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][14]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][19]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][19]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][30]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][30]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][3]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][12]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][15]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][12]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][13]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][18]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][27]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][27]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][0]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][5]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][11]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][18]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][18]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][28]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][30]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][30]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][31]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][31]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][16]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][21]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][24]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][31]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][31]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][14]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][14]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][26]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][22]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][22]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][30]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][30]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][9]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][23]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][23]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][25]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][1]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][15]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[12][28]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[12][28]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[12][30]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[12][30]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[14][14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[14][14]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[14][30]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[14][30]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trcd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                                                                                                          ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                                                                                                          ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                    ; Ignored Entity                          ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------------------+-----------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_arriav_quarter_rate_mode ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[5]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[6]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[7]    ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[5]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[6]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[7]   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; top                                     ;              ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[0]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[1]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[2]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[3]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[4]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[5]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[6]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS[7]                                                                         ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[0]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[1]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[2]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[3]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[4]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[5]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[6]                                                                       ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; top                                     ;              ; DDR3_PWR_SIDE_DQS_n[7]                                                                       ; 0             ; QSF Assignment             ;
+-----------------------------------------+-----------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22506 ) ; 0.00 % ( 0 / 22506 )       ; 0.00 % ( 0 / 22506 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22506 ) ; 0.00 % ( 0 / 22506 )       ; 0.00 % ( 0 / 22506 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 20881 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 1412 )   ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/output_files/arria_v_golden_pwr_ddr_1333mhz.pin.


+--------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                    ;
+------------------------------------------------------------------+-----------------------+-------+
; Resource                                                         ; Usage                 ; %     ;
+------------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)           ; 6,273 / 91,680        ; 7 %   ;
; ALMs needed [=A-B+C]                                             ; 6,273                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]                  ; 7,735 / 91,680        ; 8 %   ;
;         [a] ALMs used for LUT logic and registers                ; 2,763                 ;       ;
;         [b] ALMs used for LUT logic                              ; 3,026                 ;       ;
;         [c] ALMs used for registers                              ; 1,776                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs)      ; 170                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing            ; 1,559 / 91,680        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                  ; 97 / 91,680           ; < 1 % ;
;         [a] Due to location constrained logic                    ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                     ; 7                     ;       ;
;         [c] Due to LAB input limits                              ; 90                    ;       ;
;         [d] Due to virtual I/Os                                  ; 0                     ;       ;
;                                                                  ;                       ;       ;
; Difficulty packing design                                        ; Low                   ;       ;
;                                                                  ;                       ;       ;
; Total LABs:  partially or completely used                        ; 1,096 / 9,168         ; 12 %  ;
;     -- Logic LABs                                                ; 1,079                 ;       ;
;     -- Memory LABs (up to half of total LABs)                    ; 17                    ;       ;
;                                                                  ;                       ;       ;
; Combinational ALUT usage for logic                               ; 9,909                 ;       ;
;     -- 7 input functions                                         ; 53                    ;       ;
;     -- 6 input functions                                         ; 1,740                 ;       ;
;     -- 5 input functions                                         ; 1,686                 ;       ;
;     -- 4 input functions                                         ; 1,761                 ;       ;
;     -- <=3 input functions                                       ; 4,669                 ;       ;
; Combinational ALUT usage for route-throughs                      ; 2,287                 ;       ;
; Memory ALUT usage                                                ; 285                   ;       ;
;     -- 64-address deep                                           ; 0                     ;       ;
;     -- 32-address deep                                           ; 285                   ;       ;
;                                                                  ;                       ;       ;
;                                                                  ;                       ;       ;
; Dedicated logic registers                                        ; 9,898                 ;       ;
;     -- By type:                                                  ;                       ;       ;
;         -- Primary logic registers                               ; 9,078 / 183,360       ; 5 %   ;
;         -- Secondary logic registers                             ; 820 / 183,360         ; < 1 % ;
;     -- By function:                                              ;                       ;       ;
;         -- Design implementation registers                       ; 9,205                 ;       ;
;         -- Routing optimization registers                        ; 693                   ;       ;
;                                                                  ;                       ;       ;
; Virtual pins                                                     ; 0                     ;       ;
; I/O pins                                                         ; 126 / 656             ; 19 %  ;
;     -- Clock pins                                                ; 9 / 32                ; 28 %  ;
;     -- Dedicated input pins                                      ; 3 / 59                ; 5 %   ;
; I/O registers                                                    ; 400                   ;       ;
;                                                                  ;                       ;       ;
; M10K blocks                                                      ; 46 / 1,366            ; 3 %   ;
; Total MLAB memory bits                                           ; 6,072                 ;       ;
; Total block memory bits                                          ; 208,664 / 13,987,840  ; 1 %   ;
; Total block memory implementation bits                           ; 471,040 / 13,987,840  ; 3 %   ;
;                                                                  ;                       ;       ;
; Total DSP Blocks                                                 ; 0 / 800               ; 0 %   ;
;                                                                  ;                       ;       ;
; Fractional PLLs                                                  ; 1 / 12                ; 8 %   ;
; Global signals                                                   ; 6                     ;       ;
;     -- Global clocks                                             ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                           ; 3 / 88                ; 3 %   ;
;     -- Horizontal periphery clocks and Vertical periphery clocks ; 0 / 184               ; 0 %   ;
; SERDES Transmitters                                              ; 0 / 136               ; 0 %   ;
; SERDES Receivers                                                 ; 0 / 136               ; 0 %   ;
; JTAGs                                                            ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                      ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                       ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                             ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                                ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                         ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                                 ; 0 / 24                ; 0 %   ;
; HSSI PMA RX Deserializers                                        ; 0 / 24                ; 0 %   ;
; Standard TX PCSs                                                 ; 0 / 24                ; 0 %   ;
; HSSI PMA TX Serializers                                          ; 0 / 24                ; 0 %   ;
; Channel PLLs                                                     ; 0 / 24                ; 0 %   ;
; Impedance control blocks                                         ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                          ; 0 / 4                 ; 0 %   ;
; Average interconnect usage (total/H/V)                           ; 3.3% / 3.2% / 3.5%    ;       ;
; Peak interconnect usage (total/H/V)                              ; 41.6% / 43.0% / 37.2% ;       ;
; Maximum fan-out                                                  ; 7332                  ;       ;
; Highest non-global fan-out                                       ; 3284                  ;       ;
; Total fan-out                                                    ; 80481                 ;       ;
; Average fan-out                                                  ; 3.43                  ;       ;
+------------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6200 / 91680 ( 7 % )   ; 73 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6200                   ; 73                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7653 / 91680 ( 8 % )   ; 84 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2731                   ; 32                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2990                   ; 37                    ; 0                              ;
;         [c] ALMs used for registers                         ; 1762                   ; 15                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 170                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1549 / 91680 ( 2 % )   ; 13 / 91680 ( < 1 % )  ; 0 / 91680 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 96 / 91680 ( < 1 % )   ; 2 / 91680 ( < 1 % )   ; 0 / 91680 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 6                      ; 2                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 90                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 1086 / 9168 ( 12 % )   ; 16 / 9168 ( < 1 % )   ; 0 / 9168 ( 0 % )               ;
;     -- Logic LABs                                           ; 1069                   ; 16                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 17                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 10074                  ; 120                   ; 0                              ;
;     -- 7 input functions                                    ; 52                     ; 1                     ; 0                              ;
;     -- 6 input functions                                    ; 1719                   ; 21                    ; 0                              ;
;     -- 5 input functions                                    ; 1659                   ; 27                    ; 0                              ;
;     -- 4 input functions                                    ; 1747                   ; 14                    ; 0                              ;
;     -- <=3 input functions                                  ; 4612                   ; 57                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2281                   ; 6                     ; 0                              ;
; Memory ALUT usage                                           ; 285                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 285                    ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 8985 / 183360 ( 5 % )  ; 93 / 183360 ( < 1 % ) ; 0 / 183360 ( 0 % )             ;
;         -- Secondary logic registers                        ; 816 / 183360 ( < 1 % ) ; 4 / 183360 ( < 1 % )  ; 0 / 183360 ( 0 % )             ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 9112                   ; 93                    ; 0                              ;
;         -- Routing optimization registers                   ; 689                    ; 4                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                                    ; 10                     ; 0                     ; 116                            ;
; I/O registers                                               ; 0                      ; 0                     ; 400                            ;
; Total block memory bits                                     ; 208664                 ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 471040                 ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 46 / 1366 ( 3 % )      ; 0 / 1366 ( 0 % )      ; 0 / 1366 ( 0 % )               ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 1 / 288 ( < 1 % )      ; 0 / 288 ( 0 % )       ; 8 / 288 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1802 ( 0 % )       ; 0 / 1802 ( 0 % )      ; 264 / 1802 ( 14 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 64 / 544 ( 11 % )              ;
; Double data rate I/O output circuitry                       ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 105 / 544 ( 19 % )             ;
; Double data rate I/O output enable circuitry                ; 0 / 578 ( 0 % )        ; 0 / 578 ( 0 % )       ; 80 / 578 ( 13 % )              ;
; Impedance logic block                                       ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )        ; 4 / 16 ( 25 % )                ;
; DQS pin delay chain                                         ; 0 / 34 ( 0 % )         ; 0 / 34 ( 0 % )        ; 8 / 34 ( 23 % )                ;
; DQS pin enable control                                      ; 0 / 34 ( 0 % )         ; 0 / 34 ( 0 % )        ; 8 / 34 ( 23 % )                ;
; Delay chain                                                 ; 0 / 1768 ( 0 % )       ; 0 / 1768 ( 0 % )      ; 248 / 1768 ( 14 % )            ;
; Pin configuration                                           ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 80 / 544 ( 14 % )              ;
; DQS pin configuration                                       ; 0 / 34 ( 0 % )         ; 0 / 34 ( 0 % )        ; 8 / 34 ( 23 % )                ;
; Signal Splitter                                             ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 9 / 544 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 64 ( 0 % )         ; 0 / 64 ( 0 % )        ; 12 / 64 ( 18 % )               ;
; Clock Phase Select                                          ; 0 / 238 ( 0 % )        ; 0 / 238 ( 0 % )       ; 41 / 238 ( 17 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 64 / 544 ( 11 % )              ;
; LFIFO                                                       ; 0 / 34 ( 0 % )         ; 0 / 34 ( 0 % )        ; 8 / 34 ( 23 % )                ;
; Fractional PLL                                              ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 544 ( 0 % )        ; 0 / 544 ( 0 % )       ; 64 / 544 ( 11 % )              ;
; PLL DLL Output                                              ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; PLL LVDS Output                                             ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; PLL Output Counter                                          ; 0 / 108 ( 0 % )        ; 0 / 108 ( 0 % )       ; 7 / 108 ( 6 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; VFIFO                                                       ; 0 / 34 ( 0 % )         ; 0 / 34 ( 0 % )        ; 8 / 34 ( 23 % )                ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 11258                  ; 146                   ; 1090                           ;
;     -- Registered Input Connections                         ; 10017                  ; 105                   ; 0                              ;
;     -- Output Connections                                   ; 1021                   ; 260                   ; 11213                          ;
;     -- Registered Output Connections                        ; 928                    ; 257                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 77978                  ; 1046                  ; 19801                          ;
;     -- Registered Connections                               ; 45771                  ; 801                   ; 200                            ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 0                      ; 271                   ; 12008                          ;
;     -- sld_hub:auto_hub                                     ; 271                    ; 0                     ; 135                            ;
;     -- hard_block:auto_generated_inst                       ; 12008                  ; 135                   ; 160                            ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 48                     ; 66                    ; 1102                           ;
;     -- Output Ports                                         ; 52                     ; 83                    ; 401                            ;
;     -- Bidir Ports                                          ; 80                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 44                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 9                     ; 80                             ;
;     -- Output Ports driven by GND                           ; 0                      ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 47                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 52                    ; 517                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 59                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; BUTTON          ; C6    ; 7A       ; 118          ; 101          ; 0            ; 9                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; DDR3_PWR_RZQ    ; E32   ; 8A       ; 2            ; 101          ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; DDR3_PWR_refclk ; A16   ; 8D       ; 56           ; 101          ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; OSC_50          ; AL5   ; 4A       ; 125          ; 0            ; 0            ; 46                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                   ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR3_PWR_SIDE_A[0]     ; L21   ; 8C       ; 41           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[10]    ; N17   ; 8D       ; 53           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[11]    ; K19   ; 8D       ; 54           ; 101          ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[12]    ; D17   ; 8D       ; 54           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[13]    ; E30   ; 8A       ; 10           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[1]     ; H21   ; 8C       ; 36           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[2]     ; M17   ; 8D       ; 53           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[3]     ; J20   ; 8C       ; 39           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[4]     ; L17   ; 8D       ; 56           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[5]     ; C17   ; 8D       ; 52           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[6]     ; E23   ; 8B       ; 30           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[7]     ; K18   ; 8D       ; 54           ; 101          ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[8]     ; E17   ; 8D       ; 54           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_A[9]     ; B17   ; 8D       ; 52           ; 101          ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_BA[0]    ; K25   ; 8B       ; 22           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_BA[1]    ; K22   ; 8C       ; 33           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_BA[2]    ; H17   ; 8D       ; 52           ; 101          ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_CAS_n[0] ; B27   ; 8A       ; 19           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_CKE[0]   ; J17   ; 8D       ; 52           ; 101          ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_CK[0]    ; F17   ; 8D       ; 53           ; 101          ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_CK_n[0]  ; G17   ; 8D       ; 53           ; 101          ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_CS_n[0]  ; B30   ; 8A       ; 13           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[0]    ; C23   ; 8B       ; 30           ; 101          ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[1]    ; G21   ; 8C       ; 36           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[2]    ; G18   ; 8D       ; 50           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[3]    ; A22   ; 8C       ; 42           ; 101          ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[4]    ; M25   ; 8B       ; 23           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[5]    ; D27   ; 8A       ; 16           ; 101          ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[6]    ; G28   ; 8A       ; 14           ; 101          ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_DM[7]    ; D33   ; 8A       ; 2            ; 101          ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_ODT[0]   ; D28   ; 8A       ; 16           ; 101          ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_RAS_n[0] ; D25   ; 8B       ; 25           ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_RESET_n  ; K17   ; 8D       ; 56           ; 101          ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_PWR_SIDE_WE_n[0]  ; D31   ; 8A       ; 4            ; 101          ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]                 ; AG8   ; 4B       ; 113          ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]                 ; AF8   ; 4B       ; 113          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]                 ; AF7   ; 4A       ; 118          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]                 ; AE7   ; 4A       ; 118          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]                 ; AE6   ; 4A       ; 122          ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]                 ; AD6   ; 4A       ; 122          ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]                 ; AC7   ; 4A       ; 125          ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]                 ; AC6   ; 4A       ; 125          ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                   ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                 ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR3_PWR_SIDE_DQS[0]   ; F23   ; 8B       ; 29           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[1]   ; F22   ; 8C       ; 35           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[2]   ; H18   ; 8D       ; 48           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[3]   ; D20   ; 8C       ; 41           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[4]   ; F25   ; 8B       ; 23           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[5]   ; G26   ; 8A       ; 17           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[6]   ; F28   ; 8A       ; 11           ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS[7]   ; A32   ; 8A       ; 3            ; 101          ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                 ;
; DDR3_PWR_SIDE_DQS_n[0] ; G23   ; 8B       ; 29           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[1] ; G22   ; 8C       ; 35           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[2] ; J19   ; 8D       ; 48           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[3] ; E20   ; 8C       ; 41           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[4] ; G25   ; 8B       ; 23           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[5] ; H26   ; 8A       ; 17           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[6] ; F29   ; 8A       ; 11           ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQS_n[7] ; B32   ; 8A       ; 3            ; 101          ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_PWR_SIDE_DQ[0]    ; E24   ; 8B       ; 28           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[10]   ; D22   ; 8C       ; 36           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[11]   ; C22   ; 8C       ; 36           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[12]   ; E21   ; 8C       ; 38           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[13]   ; D21   ; 8C       ; 38           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[14]   ; J22   ; 8C       ; 33           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[15]   ; M22   ; 8C       ; 35           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[16]   ; B18   ; 8D       ; 50           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[17]   ; A19   ; 8D       ; 51           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[18]   ; A20   ; 8D       ; 51           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[19]   ; C19   ; 8D       ; 50           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[1]    ; D23   ; 8B       ; 30           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[20]   ; E18   ; 8D       ; 45           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[21]   ; D18   ; 8D       ; 45           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[22]   ; D19   ; 8D       ; 45           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[23]   ; M19   ; 8D       ; 48           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[24]   ; B20   ; 8C       ; 42           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[25]   ; B21   ; 8C       ; 42           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[26]   ; F20   ; 8C       ; 39           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[27]   ; G20   ; 8C       ; 39           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[28]   ; K20   ; 8C       ; 44           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[29]   ; H20   ; 8C       ; 39           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[2]    ; D24   ; 8B       ; 28           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[30]   ; K21   ; 8C       ; 41           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[31]   ; L20   ; 8C       ; 44           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[32]   ; A25   ; 8B       ; 25           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[33]   ; A26   ; 8B       ; 25           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[34]   ; B26   ; 8B       ; 22           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[35]   ; C26   ; 8B       ; 22           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[36]   ; G24   ; 8B       ; 26           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[37]   ; H24   ; 8B       ; 26           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[38]   ; J25   ; 8B       ; 22           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[39]   ; C25   ; 8B       ; 25           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[3]    ; B24   ; 8B       ; 30           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[40]   ; D26   ; 8A       ; 19           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[41]   ; A27   ; 8A       ; 19           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[42]   ; C28   ; 8A       ; 16           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[43]   ; C29   ; 8A       ; 16           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[44]   ; E26   ; 8A       ; 20           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[45]   ; F26   ; 8A       ; 20           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[46]   ; E27   ; 8A       ; 19           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[47]   ; K29   ; 8A       ; 20           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[48]   ; A28   ; 8A       ; 13           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[49]   ; D30   ; 8A       ; 10           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[4]    ; J23   ; 8B       ; 32           ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[50]   ; A29   ; 8A       ; 13           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[51]   ; B29   ; 8A       ; 13           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[52]   ; G27   ; 8A       ; 14           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[53]   ; H27   ; 8A       ; 11           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[54]   ; D29   ; 8A       ; 10           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[55]   ; E29   ; 8A       ; 10           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[56]   ; C32   ; 8A       ; 2            ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[57]   ; D32   ; 8A       ; 2            ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[58]   ; A30   ; 8A       ; 4            ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[59]   ; A31   ; 8A       ; 4            ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[5]    ; H23   ; 8B       ; 32           ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[60]   ; G29   ; 8A       ; 5            ; 101          ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[61]   ; C31   ; 8A       ; 4            ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[62]   ; H29   ; 8A       ; 5            ; 101          ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[63]   ; J28   ; 8A       ; 3            ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[6]    ; K24   ; 8B       ; 32           ; 101          ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[7]    ; K23   ; 8B       ; 28           ; 101          ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[8]    ; B23   ; 8C       ; 33           ; 101          ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_PWR_SIDE_DQ[9]    ; A23   ; 8C       ; 33           ; 101          ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 7 / 32 ( 22 % )  ; 2.5V          ; --           ; 2.5V          ;
; B0R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; B1R      ; 0 / 28 ( 0 % )   ; --            ; --           ; --            ;
; 7A       ; 1 / 32 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8D       ; 26 / 32 ( 81 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8C       ; 26 / 32 ( 81 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8B       ; 25 / 32 ( 78 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8A       ; 39 / 48 ( 81 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 417        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A3       ; 411        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 422        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 421        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 448        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 447        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 453        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ;            ; 7B             ; VCCIO7B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A10      ; 455        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 475        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ; 7C             ; VCCIO7C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A13      ; 483        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 511        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ; 7D             ; VCCIO7D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A16      ; 523        ; 8D             ; DDR3_PWR_refclk                 ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 524        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ;            ; 8D             ; VCCIO8D                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A19      ; 539        ; 8D             ; DDR3_PWR_SIDE_DQ[17]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 540        ; 8D             ; DDR3_PWR_SIDE_DQ[18]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ;            ; 8C             ; VCCIO8C                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A22      ; 559        ; 8C             ; DDR3_PWR_SIDE_DM[3]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 583        ; 8C             ; DDR3_PWR_SIDE_DQ[9]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A24      ;            ; 8B             ; VCCIO8B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A25      ; 608        ; 8B             ; DDR3_PWR_SIDE_DQ[32]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 607        ; 8B             ; DDR3_PWR_SIDE_DQ[33]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A27      ; 625        ; 8A             ; DDR3_PWR_SIDE_DQ[41]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A28      ; 640        ; 8A             ; DDR3_PWR_SIDE_DQ[48]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A29      ; 639        ; 8A             ; DDR3_PWR_SIDE_DQ[50]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A30      ; 656        ; 8A             ; DDR3_PWR_SIDE_DQ[58]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A31      ; 655        ; 8A             ; DDR3_PWR_SIDE_DQ[59]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A32      ; 659        ; 8A             ; DDR3_PWR_SIDE_DQS[7]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A33      ; 674        ; 8A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 358        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 359        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCCR_GXBR                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ; --             ; VCCR_GXBR                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA7      ; 339        ; B0R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA8      ; 338        ; B0R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ; 282        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 251        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA14     ; 226        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 217        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 198        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 191        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA20     ; 166        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 158        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ; 142        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA25     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 55         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA28     ; 54         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; AA29     ;            ; --             ; VCCR_GXBL                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA30     ;            ; --             ; VCCR_GXBL                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA31     ; 34         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA32     ; 35         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB1      ; 357        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 356        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; 4A             ; VCCPD4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 4A             ; VCCPD4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 283        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 258        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 259        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 242        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ; 238        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB15     ; 227        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ; 218        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB17     ; 199        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 190        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AB19     ; 182        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ; 167        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 159        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 150        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ; 143        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB24     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB25     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB26     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB32     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB33     ; 37         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB34     ; 36         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 354        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 355        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ; 331        ; 4A             ; LED[7]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC7      ; 330        ; 4A             ; LED[6]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC8      ; 298        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 290        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 291        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ; 266        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC12     ; 267        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ; 243        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 240        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ; 239        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC16     ; 219        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC17     ; 206        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC18     ; 207        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ; 183        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 174        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AC21     ; 162        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC22     ; 151        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 134        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC25     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC26     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AC27     ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC28     ; 56         ; 3A             ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC29     ; 59         ; 3A             ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AC30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC31     ; 38         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC32     ; 39         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 353        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 352        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD6      ; 322        ; 4A             ; LED[5]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD8      ; 299        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ; 274        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD11     ; 270        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 268        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD14     ; 241        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ; 234        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD17     ; 208        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD20     ; 175        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 163        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 135        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD27     ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD29     ; 102        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD30     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD32     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD33     ; 41         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD34     ; 40         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 350        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 351        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 323        ; 4A             ; LED[4]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 314        ; 4A             ; LED[3]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 302        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE9      ; 275        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ; 294        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 271        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 269        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 264        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 236        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ; 235        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ; 214        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 204        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 209        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 186        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 176        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ; 146        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE22     ; 147        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 110        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE27     ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AE28     ; 103        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE29     ; 86         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE31     ; 42         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE32     ; 43         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF1      ; 349        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ; 348        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF5      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF6      ; 336        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 315        ; 4A             ; LED[2]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 303        ; 4B             ; LED[1]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ;            ; 4B             ; VCCIO4B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF10     ; 295        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 272        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 4C             ; VCCIO4C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF13     ; 265        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 237        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ;            ; 4D             ; VCCIO4D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF16     ; 215        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ; 205        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ;            ; 3D             ; VCCIO3D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF19     ; 187        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 177        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ;            ; 3C             ; VCCIO3C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF22     ; 154        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 132        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF25     ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 111        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF28     ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF29     ; 87         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF30     ; 57         ; 3A             ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AF31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF32     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF33     ; 45         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF34     ; 44         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ; 346        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ; 347        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG6      ; 337        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 304        ; 4B             ; LED[0]                          ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 292        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG11     ; 273        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 260        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG14     ; 230        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 232        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG17     ; 196        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 192        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG20     ; 172        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 155        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG23     ; 133        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG26     ; 98         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 88         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG29     ; 94         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG31     ; 46         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG32     ; 47         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH1      ; 345        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 344        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH5      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH6      ; 326        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 320        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 305        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 293        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 284        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ; 262        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 261        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 256        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 231        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 233        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ; 212        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 197        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 193        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 178        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 173        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ; 152        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 153        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 136        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ; 99         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 89         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH29     ; 95         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH30     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH32     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH33     ; 49         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH34     ; 48         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ3      ; 342        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 343        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ6      ; 327        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 321        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ; 300        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ9      ;            ; 4B             ; VCCIO4B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ10     ; 285        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 263        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ;            ; 4C             ; VCCIO4C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ13     ; 257        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ14     ; 222        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AJ15     ;            ; 4D             ; VCCIO4D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ16     ; 213        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 200        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ; 3D             ; VCCIO3D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ19     ; 179        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 170        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ;            ; 3C             ; VCCIO3C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ22     ; 156        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ; 137        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ24     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ25     ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 100        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ28     ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ29     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ31     ; 50         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ32     ; 51         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK1      ; 341        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 340        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK5      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK6      ; 318        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK8      ; 301        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 286        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK11     ; 254        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; AK12     ; 252        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK14     ; 223        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ; 228        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK17     ; 201        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK18     ; 188        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK20     ; 171        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK21     ; 157        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK23     ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 101        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 96         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK29     ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK30     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK32     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK33     ; 53         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK34     ; 52         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL4      ; 332        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL5      ; 333        ; 4A             ; OSC_50                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AL6      ; 319        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL7      ; 308        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL8      ; 296        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL9      ; 287        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL10     ; 278        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL11     ; 255        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL12     ; 253        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL13     ; 248        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL14     ; 224        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL15     ; 229        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL16     ; 220        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL17     ; 202        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL18     ; 189        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL19     ; 180        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL20     ; 168        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL21     ; 148        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL22     ; 149        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL23     ; 138        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL24     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL25     ; 112        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL26     ; 104        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL27     ; 97         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL28     ; 90         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL29     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL30     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL31     ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AL32     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL33     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AL34     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AM1      ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AM2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AM3      ; 334        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM4      ; 335        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM5      ; 316        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM6      ; 310        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM7      ; 309        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM8      ; 297        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM9      ;            ; 4B             ; VCCIO4B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM10     ; 279        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM11     ; 276        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM12     ;            ; 4C             ; VCCIO4C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM13     ; 249        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM14     ; 225        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM15     ;            ; 4D             ; VCCIO4D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM16     ; 221        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM17     ; 203        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM18     ;            ; 3D             ; VCCIO3D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM19     ; 181        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM20     ; 169        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM21     ;            ; 3C             ; VCCIO3C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM22     ; 160        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM23     ; 139        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM24     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM25     ; 113        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM26     ; 105        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM27     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AM28     ; 91         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM29     ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM30     ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM31     ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AM32     ; 60         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM33     ; 62         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AM34     ; 61         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN3      ; 329        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN5      ; 317        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN6      ; 311        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN8      ; 289        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN9      ; 288        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN11     ; 277        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN12     ; 246        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN13     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN14     ; 244        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN15     ; 211        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN17     ; 194        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN18     ; 184        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN20     ; 164        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN21     ; 161        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN23     ; 140        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN24     ; 141        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN26     ; 107        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN27     ; 106        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN29     ; 84         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN30     ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AN31     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AN32     ; 58         ; 3A             ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; AN33     ; 64         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AN34     ; 65         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AP2      ; 328        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP3      ; 324        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP4      ; 325        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP5      ; 313        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP6      ; 312        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP7      ; 307        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP8      ; 306        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP9      ;            ; 4B             ; VCCIO4B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP10     ; 280        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP11     ; 281        ; 4B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP12     ;            ; 4C             ; VCCIO4C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP13     ; 247        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP14     ; 245        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP15     ;            ; 4D             ; VCCIO4D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP16     ; 210        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP17     ; 195        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP18     ;            ; 3D             ; VCCIO3D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP19     ; 185        ; 3D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP20     ; 165        ; 3C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP21     ;            ; 3C             ; VCCIO3C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP22     ; 144        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP23     ; 145        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP24     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AP25     ; 108        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP26     ; 109        ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP27     ; 92         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP28     ; 93         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP29     ; 85         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP30     ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP31     ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP32     ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AP33     ; 63         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; B1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ; 418        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 412        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 419        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 443        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 454        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 456        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 476        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 484        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B14      ; 507        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 512        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 537        ; 8D             ; DDR3_PWR_SIDE_A[9]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B18      ; 544        ; 8D             ; DDR3_PWR_SIDE_DQ[16]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 561        ; 8C             ; DDR3_PWR_SIDE_DQ[24]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 560        ; 8C             ; DDR3_PWR_SIDE_DQ[25]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 584        ; 8C             ; DDR3_PWR_SIDE_DQ[8]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B24      ; 591        ; 8B             ; DDR3_PWR_SIDE_DQ[3]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 615        ; 8B             ; DDR3_PWR_SIDE_DQ[34]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B27      ; 626        ; 8A             ; DDR3_PWR_SIDE_CAS_n[0]          ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ; 641        ; 8A             ; DDR3_PWR_SIDE_DQ[51]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B30      ; 642        ; 8A             ; DDR3_PWR_SIDE_CS_n[0]           ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B32      ; 660        ; 8A             ; DDR3_PWR_SIDE_DQS_n[7]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B33      ; 676        ; 8A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B34      ; 673        ; 8A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C2       ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 407        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 420        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ;            ; 7A             ; VCCIO7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C6       ; 415        ; 7A             ; BUTTON                          ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 444        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 431        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ;            ; 7B             ; VCCIO7B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C10      ; 469        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ; 479        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7C             ; VCCIO7C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 501        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 508        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ;            ; 7D             ; VCCIO7D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C16      ; 519        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 538        ; 8D             ; DDR3_PWR_SIDE_A[5]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ;            ; 8D             ; VCCIO8D                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C19      ; 543        ; 8D             ; DDR3_PWR_SIDE_DQ[19]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 562        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ; 8C             ; VCCIO8C                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C22      ; 575        ; 8C             ; DDR3_PWR_SIDE_DQ[11]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C23      ; 592        ; 8B             ; DDR3_PWR_SIDE_DM[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C24      ;            ; 8B             ; VCCIO8B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C25      ; 609        ; 8B             ; DDR3_PWR_SIDE_DQ[39]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ; 616        ; 8B             ; DDR3_PWR_SIDE_DQ[35]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C27      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 632        ; 8A             ; DDR3_PWR_SIDE_DQ[42]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C29      ; 633        ; 8A             ; DDR3_PWR_SIDE_DQ[43]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C30      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C31      ; 657        ; 8A             ; DDR3_PWR_SIDE_DQ[61]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C32      ; 664        ; 8A             ; DDR3_PWR_SIDE_DQ[56]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C33      ; 675        ; 8A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C34      ; 672        ; 8A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D1       ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 408        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 416        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 423        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 432        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 451        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ; 452        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 470        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 480        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 485        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 502        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ; 503        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 513        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 520        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 529        ; 8D             ; DDR3_PWR_SIDE_A[12]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ; 552        ; 8D             ; DDR3_PWR_SIDE_DQ[21]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D19      ; 551        ; 8D             ; DDR3_PWR_SIDE_DQ[22]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D20      ; 563        ; 8C             ; DDR3_PWR_SIDE_DQS[3]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D21      ; 571        ; 8C             ; DDR3_PWR_SIDE_DQ[13]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 576        ; 8C             ; DDR3_PWR_SIDE_DQ[10]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D23      ; 593        ; 8B             ; DDR3_PWR_SIDE_DQ[1]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D24      ; 599        ; 8B             ; DDR3_PWR_SIDE_DQ[2]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D25      ; 610        ; 8B             ; DDR3_PWR_SIDE_RAS_n[0]          ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D26      ; 623        ; 8A             ; DDR3_PWR_SIDE_DQ[40]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D27      ; 631        ; 8A             ; DDR3_PWR_SIDE_DM[5]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D28      ; 634        ; 8A             ; DDR3_PWR_SIDE_ODT[0]            ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D29      ; 647        ; 8A             ; DDR3_PWR_SIDE_DQ[54]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D30      ; 649        ; 8A             ; DDR3_PWR_SIDE_DQ[49]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D31      ; 658        ; 8A             ; DDR3_PWR_SIDE_WE_n[0]           ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D32      ; 665        ; 8A             ; DDR3_PWR_SIDE_DQ[57]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D33      ; 663        ; 8A             ; DDR3_PWR_SIDE_DM[7]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D34      ; 667        ; 8A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E1       ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 405        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 424        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E8       ; 433        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 445        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 467        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 486        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 504        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 514        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E17      ; 530        ; 8D             ; DDR3_PWR_SIDE_A[8]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E18      ; 553        ; 8D             ; DDR3_PWR_SIDE_DQ[20]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 564        ; 8C             ; DDR3_PWR_SIDE_DQS_n[3]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E21      ; 572        ; 8C             ; DDR3_PWR_SIDE_DQ[12]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 594        ; 8B             ; DDR3_PWR_SIDE_A[6]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E24      ; 600        ; 8B             ; DDR3_PWR_SIDE_DQ[0]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ; 619        ; 8A             ; DDR3_PWR_SIDE_DQ[44]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E27      ; 624        ; 8A             ; DDR3_PWR_SIDE_DQ[46]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E29      ; 648        ; 8A             ; DDR3_PWR_SIDE_DQ[55]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E30      ; 650        ; 8A             ; DDR3_PWR_SIDE_A[13]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E32      ; 666        ; 8A             ; DDR3_PWR_RZQ                    ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E33      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F2       ;            ; 7A             ; VCCIO7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ; 7A             ; VCCIO7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F6       ; 406        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ; 434        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 446        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ;            ; 7B             ; VCCIO7B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 459        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 468        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 7C             ; VCCIO7C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 487        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 495        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ;            ; 7D             ; VCCIO7D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 515        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ; 531        ; 8D             ; DDR3_PWR_SIDE_CK[0]             ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F18      ;            ; 8D             ; VCCIO8D                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F19      ; 554        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 567        ; 8C             ; DDR3_PWR_SIDE_DQ[26]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ;            ; 8C             ; VCCIO8C                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 579        ; 8C             ; DDR3_PWR_SIDE_DQS[1]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F23      ; 595        ; 8B             ; DDR3_PWR_SIDE_DQS[0]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F24      ;            ; 8B             ; VCCIO8B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F25      ; 611        ; 8B             ; DDR3_PWR_SIDE_DQS[4]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F26      ; 620        ; 8A             ; DDR3_PWR_SIDE_DQ[45]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F27      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 643        ; 8A             ; DDR3_PWR_SIDE_DQS[6]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F29      ; 644        ; 8A             ; DDR3_PWR_SIDE_DQS_n[6]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F30      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F33      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F34      ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ; 390        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 391        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 438        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 437        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ; 449        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G10      ; 460        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 463        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 471        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 488        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 496        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 499        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 516        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 532        ; 8D             ; DDR3_PWR_SIDE_CK_n[0]           ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G18      ; 545        ; 8D             ; DDR3_PWR_SIDE_DM[2]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ; 546        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G20      ; 568        ; 8C             ; DDR3_PWR_SIDE_DQ[27]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 577        ; 8C             ; DDR3_PWR_SIDE_DM[1]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G22      ; 580        ; 8C             ; DDR3_PWR_SIDE_DQS_n[1]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G23      ; 596        ; 8B             ; DDR3_PWR_SIDE_DQS_n[0]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G24      ; 603        ; 8B             ; DDR3_PWR_SIDE_DQ[36]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G25      ; 612        ; 8B             ; DDR3_PWR_SIDE_DQS_n[4]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G26      ; 627        ; 8A             ; DDR3_PWR_SIDE_DQS[5]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G27      ; 635        ; 8A             ; DDR3_PWR_SIDE_DQ[52]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G28      ; 636        ; 8A             ; DDR3_PWR_SIDE_DM[6]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G29      ; 651        ; 8A             ; DDR3_PWR_SIDE_DQ[60]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G31      ; 2          ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G32      ; 3          ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H1       ; 389        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ; 388        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 394        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 439        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 450        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H11      ; 464        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ; 472        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H14      ; 491        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 500        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 535        ; 8D             ; DDR3_PWR_SIDE_BA[2]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H18      ; 547        ; 8D             ; DDR3_PWR_SIDE_DQS[2]            ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ; 569        ; 8C             ; DDR3_PWR_SIDE_DQ[29]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H21      ; 578        ; 8C             ; DDR3_PWR_SIDE_A[1]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 587        ; 8B             ; DDR3_PWR_SIDE_DQ[5]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 604        ; 8B             ; DDR3_PWR_SIDE_DQ[37]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H26      ; 628        ; 8A             ; DDR3_PWR_SIDE_DQS_n[5]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H27      ; 645        ; 8A             ; DDR3_PWR_SIDE_DQ[53]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H29      ; 652        ; 8A             ; DDR3_PWR_SIDE_DQ[62]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H30      ; 668        ; 8A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H33      ; 5          ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H34      ; 4          ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ; 386        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ; 387        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 409        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J7       ; 425        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 440        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ;            ; 7B             ; VCCIO7B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J10      ; 457        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ; 461        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; 7C             ; VCCIO7C                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J13      ; 481        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 492        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ; 7D             ; VCCIO7D                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J16      ; 517        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 536        ; 8D             ; DDR3_PWR_SIDE_CKE[0]            ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J18      ;            ; 8D             ; VCCIO8D                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; J19      ; 548        ; 8D             ; DDR3_PWR_SIDE_DQS_n[2]          ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ; 570        ; 8C             ; DDR3_PWR_SIDE_A[3]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J21      ;            ; 8C             ; VCCIO8C                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 585        ; 8C             ; DDR3_PWR_SIDE_DQ[14]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J23      ; 588        ; 8B             ; DDR3_PWR_SIDE_DQ[4]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J24      ;            ; 8B             ; VCCIO8B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; J25      ; 617        ; 8B             ; DDR3_PWR_SIDE_DQ[38]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J26      ; 637        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J27      ; 646        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J28      ; 661        ; 8A             ; DDR3_PWR_SIDE_DQ[63]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J29      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; J30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J31      ; 6          ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J32      ; 7          ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K1       ; 385        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ; 384        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 410        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K7       ; 426        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 428        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 458        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K11      ; 462        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ; 465        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ; 482        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K14      ; 493        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ; 505        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K16      ; 518        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 525        ; 8D             ; DDR3_PWR_SIDE_RESET_n           ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ; 527        ; 8D             ; DDR3_PWR_SIDE_A[7]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 528        ; 8D             ; DDR3_PWR_SIDE_A[11]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K20      ; 555        ; 8C             ; DDR3_PWR_SIDE_DQ[28]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K21      ; 565        ; 8C             ; DDR3_PWR_SIDE_DQ[30]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K22      ; 586        ; 8C             ; DDR3_PWR_SIDE_BA[1]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K23      ; 601        ; 8B             ; DDR3_PWR_SIDE_DQ[7]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K24      ; 589        ; 8B             ; DDR3_PWR_SIDE_DQ[6]             ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K25      ; 618        ; 8B             ; DDR3_PWR_SIDE_BA[0]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K26      ; 638        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K27      ; 629        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K28      ; 662        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K29      ; 621        ; 8A             ; DDR3_PWR_SIDE_DQ[47]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K30      ; 669        ; 8A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K33      ; 9          ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K34      ; 8          ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ; 382        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ; 383        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 413        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L7       ;            ; 7A             ; VCCIO7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 441        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 466        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 473        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ; 494        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L15      ; 506        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 526        ; 8D             ; DDR3_PWR_SIDE_A[4]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L18      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 556        ; 8C             ; DDR3_PWR_SIDE_DQ[31]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L21      ; 566        ; 8C             ; DDR3_PWR_SIDE_A[0]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 602        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L24      ; 590        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L26      ; 653        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L27      ; 630        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L29      ; 622        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L31      ; 10         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L32      ; 11         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 381        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 380        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 414        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; M8       ; 442        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; M10      ; 429        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M11      ; 489        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 474        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ; 478        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; M14      ; 497        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M15      ; 498        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M16      ; 521        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M17      ; 533        ; 8D             ; DDR3_PWR_SIDE_A[2]              ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M18      ; 541        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M19      ; 549        ; 8D             ; DDR3_PWR_SIDE_DQ[23]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M20      ; 557        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M21      ; 573        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M22      ; 581        ; 8C             ; DDR3_PWR_SIDE_DQ[15]            ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M23      ; 597        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M24      ; 605        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M25      ; 613        ; 8B             ; DDR3_PWR_SIDE_DM[4]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M26      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M27      ; 654        ; 8A             ; VREFB8AN0                       ;        ;                                 ; 0.75V               ; Column I/O   ;                 ; --       ; --           ;
; M28      ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; M29      ; 670        ; 8A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 671        ; 8A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M33      ; 13         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M34      ; 12         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ; 378        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ; 379        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCCR_GXBR                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N8       ;            ; 7A             ; VCCPD7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N9       ;            ; 7A             ; VCCPD7A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N10      ; 435        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N11      ; 436        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N12      ; 490        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ; 477        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N14      ; 510        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; N15      ; 509        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N16      ; 522        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ; 534        ; 8D             ; DDR3_PWR_SIDE_A[10]             ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N18      ; 542        ; 8D             ; VREFB8DN0                       ;        ;                                 ; 0.75V               ; Column I/O   ;                 ; --       ; --           ;
; N19      ; 550        ; 8D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N20      ; 558        ; 8C             ; VREFB8CN0                       ;        ;                                 ; 0.75V               ; Column I/O   ;                 ; --       ; --           ;
; N21      ; 574        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N22      ; 582        ; 8C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N23      ; 598        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N24      ; 606        ; 8B             ; VREFB8BN0                       ;        ;                                 ; 0.75V               ; Column I/O   ;                 ; --       ; --           ;
; N25      ; 614        ; 8B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N26      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N27      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N30      ;            ; --             ; VCCR_GXBL                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; N31      ; 14         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N32      ; 15         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P1       ; 377        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 376        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ; --             ; VCCL_GXBR1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCL_GXBR1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; P7       ;            ; --             ; VCCH_GXBR1                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ; 430        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; P12      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; P19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P20      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ; 8A, 8B, 8C, 8D ; VCCPD8                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P24      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P28      ;            ; --             ; VCCH_GXBL1                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ;            ; --             ; VCCL_GXBL1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; P30      ;            ; --             ; VCCL_GXBL1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; P31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P33      ; 17         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P34      ; 16         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ; 374        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 375        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R6       ;            ; --             ; VCCT_GXBR1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; R7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 393        ; B1R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; R9       ; 392        ; B1R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; R10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R11      ;            ; 7B, 7C, 7D     ; VCCPD7BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R17      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R21      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R23      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R25      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; R26      ; 1          ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; R27      ; 0          ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; R28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R29      ;            ; --             ; VCCT_GXBL1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R31      ; 18         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R32      ; 19         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ; 373        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 372        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCCT_GXBR1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; T6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T7       ;            ; --             ; VCCA_GXBR1                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T10      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T18      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T20      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T22      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T24      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; T25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T26      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ;            ; --             ; VCCA_GXBL1                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T30      ;            ; --             ; VCCT_GXBL1                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; T31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T33      ; 21         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T34      ; 20         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ; 370        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 371        ; B1R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCCR_GXBR                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; U6       ;            ; --             ; VCCR_GXBR                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; U7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ; 367        ; B1R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; U9       ; 366        ; B1R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; U10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U17      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U19      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U20      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U22      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U23      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; U26      ; 27         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; U27      ; 26         ; B1L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; U28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U29      ;            ; --             ; VCCR_GXBL                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; U30      ;            ; --             ; VCCR_GXBL                       ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; U31      ; 22         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U32      ; 23         ; B1L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V1       ; 369        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 368        ; B1R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ; --             ; VCCL_GXBR0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCL_GXBR0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; --             ; VCCH_GXBR0                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V10      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V16      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V18      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; V25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V26      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V28      ;            ; --             ; VCCH_GXBL0                      ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V29      ;            ; --             ; VCCL_GXBL0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; V30      ;            ; --             ; VCCL_GXBL0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; V31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V33      ; 25         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V34      ; 24         ; B1L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 362        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 363        ; B0R            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; --             ; VCCT_GXBR0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ; 365        ; B0R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ; 364        ; B0R            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W23      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; W26      ; 29         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W27      ; 28         ; B0L            ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ;            ; --             ; VCCT_GXBL0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; W30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W31      ; 30         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W32      ; 31         ; B0L            ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W33      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W34      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y1       ; 361        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 360        ; B0R            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ; --             ; VCCT_GXBR0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; --             ; VCCA_GXBR0                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y11      ; 250        ; 4C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y14      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y15      ; 216        ; 4D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ;            ; 4B, 4C, 4D     ; VCCPD4BCD                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y17      ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y18      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y19      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y20      ;            ; --             ; VCC                             ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ; --             ; VCCP                            ; power  ;                                 ; 1.15V               ; --           ;                 ; --       ; --           ;
; Y23      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; --       ; --           ;
; Y24      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y25      ;            ; 3A, 3B, 3C, 3D ; VCCPD3                          ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y26      ;            ; --             ; VCCD_FPLL                       ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; Y27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y28      ;            ; --             ; VCCA_GXBL0                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y30      ;            ; --             ; VCCT_GXBL0                      ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y31      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y32      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y33      ; 33         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y34      ; 32         ; B0L            ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+------------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                            ; Location         ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------+------------------+----------------------+-------------------------+------------------------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_dll_arriav:dll0|dll_wys_m ; DLL_X130_Y101_N0 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------+------------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                         ; Removed Component                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                        ;
;  ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll8~PLL_OUTPUT_COUNTER                                                                                                                                                     ;                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER                                                                                                                                                             ;
; PHY Clock Buffers                                                                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                                                        ;
;  ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                        ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|phy_clkbuf ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+------------------------+-------------------------------+
; Pin Name               ; Reason                        ;
+------------------------+-------------------------------+
; LED[0]                 ; Incomplete set of assignments ;
; LED[1]                 ; Incomplete set of assignments ;
; LED[2]                 ; Incomplete set of assignments ;
; LED[3]                 ; Incomplete set of assignments ;
; LED[4]                 ; Incomplete set of assignments ;
; LED[5]                 ; Incomplete set of assignments ;
; LED[6]                 ; Incomplete set of assignments ;
; LED[7]                 ; Incomplete set of assignments ;
; DDR3_PWR_SIDE_A[0]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[1]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[2]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[3]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[4]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[5]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[6]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[7]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[8]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[9]     ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[10]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[11]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[12]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_A[13]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_BA[0]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_BA[1]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_BA[2]    ; Missing slew rate             ;
; DDR3_PWR_SIDE_CAS_n[0] ; Missing slew rate             ;
; DDR3_PWR_SIDE_CKE[0]   ; Missing slew rate             ;
; DDR3_PWR_SIDE_CS_n[0]  ; Missing slew rate             ;
; DDR3_PWR_SIDE_ODT[0]   ; Missing slew rate             ;
; DDR3_PWR_SIDE_RAS_n[0] ; Missing slew rate             ;
; DDR3_PWR_SIDE_RESET_n  ; Missing slew rate             ;
; DDR3_PWR_SIDE_WE_n[0]  ; Missing slew rate             ;
; BUTTON                 ; Incomplete set of assignments ;
; OSC_50                 ; Incomplete set of assignments ;
+------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                                       ;                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                             ;
;     -- PLL Type                                                                                                                       ; Integer PLL                 ;
;     -- PLL Location                                                                                                                   ; FRACTIONALPLL_X58_Y76_N0    ;
;     -- PLL Feedback clock type                                                                                                        ; none                        ;
;     -- PLL Bandwidth                                                                                                                  ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                                        ; 1200000 to 600000 Hz        ;
;     -- Reference Clock Frequency                                                                                                      ; 200.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                     ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                              ; 666.666666 MHz              ;
;     -- PLL Operation Mode                                                                                                             ; Direct                      ;
;     -- PLL Freq Min Lock                                                                                                              ; 180.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                              ; 480.000000 MHz              ;
;     -- PLL Enable                                                                                                                     ; On                          ;
;     -- PLL Fractional Division                                                                                                        ; N/A                         ;
;     -- M Counter                                                                                                                      ; 20                          ;
;     -- N Counter                                                                                                                      ; 6                           ;
;     -- PLL Refclk Select                                                                                                              ;                             ;
;             -- PLL Refclk Select Location                                                                                             ; PLLREFCLKSELECT_X58_Y82_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                     ; clk_3                       ;
;             -- PLL Reference Clock Input 1 source                                                                                     ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                        ; N/A                         ;
;             -- CORECLKIN source                                                                                                       ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                     ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                      ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                       ; N/A                         ;
;             -- CLKIN(0) source                                                                                                        ; N/A                         ;
;             -- CLKIN(1) source                                                                                                        ; N/A                         ;
;             -- CLKIN(2) source                                                                                                        ; N/A                         ;
;             -- CLKIN(3) source                                                                                                        ; DDR3_PWR_refclk~input       ;
;     -- PLL Output Counter                                                                                                             ;                             ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 166.666666 MHz              ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y72_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 0.000000 degrees            ;
;             -- C Counter                                                                                                              ; 4                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 0                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll4~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 333.333333 MHz              ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y78_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 225.000000 degrees          ;
;             -- C Counter                                                                                                              ; 2                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 2                           ;
;             -- C Counter PRST                                                                                                         ; 2                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 20.833333 MHz               ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y66_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 0.000000 degrees            ;
;             -- C Counter                                                                                                              ; 32                          ;
;             -- C Counter PH Mux PRST                                                                                                  ; 0                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 83.333333 MHz               ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y75_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 0.000000 degrees            ;
;             -- C Counter                                                                                                              ; 8                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 0                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 666.666666 MHz              ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y81_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 0.000000 degrees            ;
;             -- C Counter                                                                                                              ; 1                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 0                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 666.666666 MHz              ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y82_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 270.000000 degrees          ;
;             -- C Counter                                                                                                              ; 1                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 6                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;         -- ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll8~PLL_OUTPUT_COUNTER     ;                             ;
;             -- Output Clock Frequency                                                                                                 ; 333.333333 MHz              ;
;             -- Output Clock Location                                                                                                  ; PLLOUTPUTCOUNTER_X58_Y80_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                 ; Off                         ;
;             -- Duty Cycle                                                                                                             ; 50.0000                     ;
;             -- Phase Shift                                                                                                            ; 0.000000 degrees            ;
;             -- C Counter                                                                                                              ; 2                           ;
;             -- C Counter PH Mux PRST                                                                                                  ; 0                           ;
;             -- C Counter PRST                                                                                                         ; 1                           ;
;                                                                                                                                       ;                             ;
+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                                       ; Library Name  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+
; |top                                                                                                                                                                          ; 6272.5 (28.7)        ; 7735.0 (29.7)                    ; 1559.5 (1.0)                                      ; 97.0 (0.0)                       ; 170.0 (0.0)          ; 9909 (50)           ; 9898 (46)                 ; 400 (400)     ; 208664            ; 46    ; 0          ; 126  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; top                                                                               ; work          ;
;    |Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|                                                                                                                                  ; 330.6 (330.6)        ; 308.7 (308.7)                    ; 22.7 (22.7)                                       ; 44.6 (44.6)                      ; 0.0 (0.0)            ; 443 (443)           ; 235 (235)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Avalon_bus_RW_Test                                                                ; work          ;
;    |ddr3_pwr_side:ddr3_pwr_side_inst|                                                                                                                                         ; 5840.2 (0.0)         ; 7313.7 (0.0)                     ; 1524.3 (0.0)                                      ; 50.9 (0.0)                       ; 170.0 (0.0)          ; 9296 (0)            ; 9520 (0)                  ; 0 (0)         ; 208664            ; 46    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst                                                                                                                                                                                                                                                                                                                                                                                                                                          ; ddr3_pwr_side                                                                     ; ddr3_pwr_side ;
;       |ddr3_pwr_side_0002:ddr3_pwr_side_inst|                                                                                                                                 ; 5840.2 (0.0)         ; 7313.7 (0.0)                     ; 1524.3 (0.0)                                      ; 50.9 (0.0)                       ; 170.0 (0.0)          ; 9296 (0)            ; 9520 (0)                  ; 0 (0)         ; 208664            ; 46    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst                                                                                                                                                                                                                                                                                                                                                                                                    ; ddr3_pwr_side_0002                                                                ; ddr3_pwr_side ;
;          |afi_mux_ddr3_ddrx:m0|                                                                                                                                               ; 39.0 (39.0)          ; 49.8 (49.8)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                               ; afi_mux_ddr3_ddrx                                                                 ; ddr3_pwr_side ;
;          |altera_mem_if_dll_arriav:dll0|                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_dll_arriav:dll0                                                                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_dll_arriav                                                          ; ddr3_pwr_side ;
;          |altera_mem_if_oct_arriav:oct0|                                                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_mem_if_oct_arriav:oct0                                                                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_oct_arriav                                                          ; ddr3_pwr_side ;
;          |altera_reset_controller:rst_controller|                                                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_controller                                                           ; ddr3_pwr_side ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                  ; altera_reset_synchronizer                                                         ; ddr3_pwr_side ;
;          |ddr3_pwr_side_c0:c0|                                                                                                                                                ; 2066.0 (0.0)         ; 2480.4 (0.0)                     ; 424.4 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 3636 (0)            ; 2861 (0)                  ; 0 (0)         ; 90912             ; 25    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_pwr_side_c0                                                                  ; ddr3_pwr_side ;
;             |alt_mem_ddrx_mm_st_converter:a0|                                                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                ; alt_mem_ddrx_mm_st_converter                                                      ; ddr3_pwr_side ;
;             |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                                                     ; 2065.5 (0.0)         ; 2480.0 (0.0)                     ; 424.5 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 3634 (0)            ; 2861 (0)                  ; 0 (0)         ; 90912             ; 25    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; alt_mem_if_nextgen_ddr3_controller_core                                           ; ddr3_pwr_side ;
;                |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                                              ; 2065.5 (0.0)         ; 2480.0 (0.0)                     ; 424.5 (0.0)                                       ; 10.0 (0.0)                       ; 0.0 (0.0)            ; 3634 (0)            ; 2861 (0)                  ; 0 (0)         ; 90912             ; 25    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; alt_mem_ddrx_controller_st_top                                                    ; ddr3_pwr_side ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                                                                   ; 1934.2 (0.3)         ; 2292.3 (0.3)                     ; 366.0 (0.0)                                       ; 7.9 (0.0)                        ; 0.0 (0.0)            ; 3424 (0)            ; 2562 (1)                  ; 0 (0)         ; 90912             ; 25    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; alt_mem_ddrx_controller                                                           ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                                          ; 12.8 (0.0)           ; 13.5 (0.4)                       ; 0.7 (0.4)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 46 (1)              ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; alt_mem_ddrx_addr_cmd_wrap                                                        ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                                                        ; 5.9 (5.9)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                             ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                                                        ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; alt_mem_ddrx_addr_cmd                                                             ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                                                                       ; 1.0 (0.3)            ; 1.0 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; alt_mem_ddrx_odt_gen                                                              ; ddr3_pwr_side ;
;                            |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; alt_mem_ddrx_ddr3_odt_gen                                                         ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                                                      ; 67.0 (67.0)          ; 75.7 (75.7)                      ; 8.9 (8.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 146 (146)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; alt_mem_ddrx_arbiter                                                              ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                                                  ; 30.4 (30.4)          ; 33.0 (33.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; alt_mem_ddrx_burst_gen                                                            ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                                                      ; 254.5 (254.5)        ; 276.9 (276.9)                    ; 23.5 (23.5)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 425 (425)           ; 87 (87)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; alt_mem_ddrx_cmd_gen                                                              ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|                                                                              ; 10.4 (2.1)           ; 183.4 (2.3)                      ; 174.4 (0.2)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 397 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst                                                                                                                                                  ; alt_mem_ddrx_ecc_encoder_decoder_wrapper                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|                                                                                     ; -0.6 (-0.6)          ; 29.7 (29.7)                      ; 30.3 (30.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|                                                                                     ; -0.3 (-0.3)          ; 3.5 (3.5)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|                                                                                     ; 0.7 (0.7)            ; 26.9 (26.9)                      ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|                                                                                     ; 1.6 (1.6)            ; 31.0 (31.0)                      ; 29.8 (29.8)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[4].encoder_inst|                                                                                     ; 0.8 (0.8)            ; 28.4 (28.4)                      ; 27.7 (27.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[4].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[5].encoder_inst|                                                                                     ; 4.9 (4.9)            ; 30.9 (30.9)                      ; 26.4 (26.4)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[5].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[6].encoder_inst|                                                                                     ; 0.7 (0.7)            ; 22.9 (22.9)                      ; 22.9 (22.9)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[6].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[7].encoder_inst|                                                                                     ; 0.5 (0.5)            ; 7.8 (7.8)                        ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[7].encoder_inst                                                                                  ; alt_mem_ddrx_ecc_encoder                                                          ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                                                ; 59.0 (59.0)          ; 70.5 (70.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 93 (93)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; alt_mem_ddrx_rank_timer                                                           ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                                                ; 407.2 (57.4)         ; 433.1 (69.8)                     ; 25.9 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 774 (98)            ; 547 (47)                  ; 0 (0)         ; 65824             ; 15    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_rdata_path                                                           ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram                                                                        ; work          ;
;                               |altsyncram_prr1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 13    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated                                                   ; altsyncram_prr1                                                                   ; work          ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                                                    ; 19.8 (0.7)           ; 19.8 (1.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (1)              ; 29 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; alt_mem_ddrx_fifo                                                                 ; ddr3_pwr_side ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                                                        ; 18.8 (0.0)           ; 18.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; scfifo                                                                            ; work          ;
;                               |scfifo_29a1:auto_generated|                                                                                                                    ; 18.8 (0.0)           ; 18.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated                                              ; scfifo_29a1                                                                       ; work          ;
;                                  |a_dpfifo_bk91:dpfifo|                                                                                                                       ; 18.8 (11.7)          ; 18.8 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 29 (15)                   ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo                         ; a_dpfifo_bk91                                                                     ; work          ;
;                                     |altsyncram_l9n1:FIFOram|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|altsyncram_l9n1:FIFOram ; altsyncram_l9n1                                                                   ; work          ;
;                                     |cntr_0a7:usedw_counter|                                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|cntr_0a7:usedw_counter  ; cntr_0a7                                                                          ; work          ;
;                                     |cntr_j9b:rd_ptr_msb|                                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|cntr_j9b:rd_ptr_msb     ; cntr_j9b                                                                          ; work          ;
;                                     |cntr_k9b:wr_ptr|                                                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|cntr_k9b:wr_ptr         ; cntr_k9b                                                                          ; work          ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                                                   ; 18.2 (1.7)           ; 23.2 (2.5)                       ; 5.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (3)              ; 29 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; alt_mem_ddrx_fifo                                                                 ; ddr3_pwr_side ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                                                        ; 16.5 (0.0)           ; 20.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; scfifo                                                                            ; work          ;
;                               |scfifo_a9a1:auto_generated|                                                                                                                    ; 16.5 (0.0)           ; 20.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 29 (0)                    ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated                                                                             ; scfifo_a9a1                                                                       ; work          ;
;                                  |a_dpfifo_jk91:dpfifo|                                                                                                                       ; 16.5 (9.5)           ; 20.7 (13.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (18)             ; 29 (14)                   ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo                                                        ; a_dpfifo_jk91                                                                     ; work          ;
;                                     |altsyncram_5an1:FIFOram|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 224               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|altsyncram_5an1:FIFOram                                ; altsyncram_5an1                                                                   ; work          ;
;                                     |cntr_0a7:usedw_counter|                                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|cntr_0a7:usedw_counter                                 ; cntr_0a7                                                                          ; work          ;
;                                     |cntr_j9b:rd_ptr_msb|                                                                                                                     ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|cntr_j9b:rd_ptr_msb                                    ; cntr_j9b                                                                          ; work          ;
;                                     |cntr_k9b:wr_ptr|                                                                                                                         ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|cntr_k9b:wr_ptr                                        ; cntr_k9b                                                                          ; work          ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                                                   ; 163.5 (163.5)        ; 168.5 (168.5)                    ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 320 (320)           ; 240 (240)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; alt_mem_ddrx_list                                                                 ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                                                         ; 148.2 (148.2)        ; 151.9 (151.9)                    ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (288)           ; 202 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; alt_mem_ddrx_list                                                                 ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                                          ; 20.3 (20.3)          ; 25.0 (25.0)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; alt_mem_ddrx_rdwr_data_tmg                                                        ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                                                                    ; 84.3 (84.3)          ; 94.3 (94.3)                      ; 10.1 (10.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 155 (155)           ; 106 (106)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; alt_mem_ddrx_sideband                                                             ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                                                              ; 371.1 (371.1)        ; 423.9 (423.9)                    ; 53.5 (53.5)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 615 (615)           ; 481 (481)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; alt_mem_ddrx_tbp                                                                  ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                                            ; 78.5 (78.5)          ; 83.2 (83.2)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (148)           ; 115 (115)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; alt_mem_ddrx_timing_param                                                         ; ddr3_pwr_side ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                                                ; 538.4 (2.0)          ; 579.5 (2.7)                      ; 45.3 (0.7)                                        ; 4.2 (0.0)                        ; 0.0 (0.0)            ; 933 (2)             ; 618 (6)                   ; 0 (0)         ; 25088             ; 10    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; alt_mem_ddrx_wdata_path                                                           ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                                        ; work          ;
;                               |altsyncram_urq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated            ; altsyncram_urq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                                        ; work          ;
;                               |altsyncram_urq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated            ; altsyncram_urq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; altsyncram                                                                        ; work          ;
;                               |altsyncram_urq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated            ; altsyncram_urq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; alt_mem_ddrx_buffer                                                               ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; altsyncram                                                                        ; work          ;
;                               |altsyncram_2vq1:auto_generated|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated          ; altsyncram_2vq1                                                                   ; work          ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                                              ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; alt_mem_ddrx_burst_tracking                                                       ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                                              ; 398.1 (358.3)        ; 429.7 (385.9)                    ; 34.8 (30.9)                                       ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 661 (583)           ; 416 (359)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; alt_mem_ddrx_dataid_manager                                                       ; ddr3_pwr_side ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                                                                ; 39.8 (39.8)          ; 43.8 (43.8)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (78)             ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; alt_mem_ddrx_list                                                                 ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                                                     ; 70.3 (70.3)          ; 74.8 (74.8)                      ; 5.5 (5.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 139 (139)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; alt_mem_ddrx_list                                                                 ; ddr3_pwr_side ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                                           ; 58.8 (58.8)          ; 64.4 (64.4)                      ; 5.6 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (113)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; alt_mem_ddrx_list                                                                 ; ddr3_pwr_side ;
;                   |alt_mem_ddrx_csr:register_control_inst|                                                                                                                    ; 131.3 (131.3)        ; 187.8 (187.8)                    ; 58.5 (58.5)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 210 (210)           ; 299 (299)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst                                                                                                                                                                                                                             ; alt_mem_ddrx_csr                                                                  ; ddr3_pwr_side ;
;          |ddr3_pwr_side_if_csr_m0:if_csr_m0|                                                                                                                                  ; 330.9 (0.0)          ; 422.8 (0.0)                      ; 92.4 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 535 (0)             ; 473 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0                                                                                                                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_if_csr_m0                                                           ; ddr3_pwr_side ;
;             |altera_avalon_packets_to_master:transacto|                                                                                                                       ; 110.3 (0.0)          ; 132.5 (0.0)                      ; 22.7 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master                                                   ; ddr3_pwr_side ;
;                |packets_to_master:p2m|                                                                                                                                        ; 110.3 (110.3)        ; 132.5 (132.5)                    ; 22.7 (22.7)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 187 (187)           ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                  ; packets_to_master                                                                 ; ddr3_pwr_side ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                                                      ; 14.4 (14.4)          ; 14.7 (14.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 19 (19)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altsyncram:mem_rtl_0|                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                  ; altsyncram                                                                        ; work          ;
;                   |altsyncram_ipm1:auto_generated|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated                                                                                                                                                                                                                                                                                   ; altsyncram_ipm1                                                                   ; work          ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                                           ; 6.2 (6.2)            ; 10.2 (10.2)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_bytes_to_packets                                                 ; ddr3_pwr_side ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                                ; 187.1 (0.0)          ; 249.7 (0.0)                      ; 62.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 278 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface                                                   ; ddr3_pwr_side ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                                            ; 185.7 (0.0)          ; 248.4 (0.0)                      ; 62.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 278 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                               ; altera_jtag_dc_streaming                                                          ; ddr3_pwr_side ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                               ; 9.9 (2.6)            ; 27.8 (10.0)                      ; 17.8 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 50 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                                                    ; ddr3_pwr_side ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                                            ; 7.0 (7.0)            ; 12.5 (12.5)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                       ; altera_avalon_st_pipeline_base                                                    ; ddr3_pwr_side ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                   ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                   ; 0.2 (0.2)            ; 3.8 (3.8)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                              ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                                                    ; 1.6 (0.8)            ; 12.5 (8.0)                       ; 10.9 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                        ; altera_jtag_src_crosser                                                           ; ddr3_pwr_side ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                                             ; 0.8 (0.6)            ; 4.5 (0.8)                        ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                             ; altera_jtag_control_signal_crosser                                                ; ddr3_pwr_side ;
;                         |altera_std_synchronizer:synchronizer|                                                                                                                ; 0.3 (0.3)            ; 3.8 (3.8)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                        ; altera_std_synchronizer                                                           ; work          ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                                                      ; 173.6 (167.8)        ; 206.7 (194.5)                    ; 33.1 (26.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 270 (263)           ; 198 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                          ; altera_jtag_streaming                                                             ; ddr3_pwr_side ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                                           ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                             ; altera_avalon_st_idle_inserter                                                    ; ddr3_pwr_side ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                                             ; 1.8 (1.8)            ; 3.4 (3.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                               ; altera_avalon_st_idle_remover                                                     ; ddr3_pwr_side ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                               ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                 ; altera_std_synchronizer                                                           ; work          ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                        ; altera_std_synchronizer                                                           ; work          ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                ; altera_std_synchronizer                                                           ; work          ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                                   ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                     ; altera_std_synchronizer                                                           ; work          ;
;                   |altera_std_synchronizer:synchronizer|                                                                                                                      ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                          ; altera_std_synchronizer                                                           ; work          ;
;                |altera_jtag_sld_node:node|                                                                                                                                    ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                       ; altera_jtag_sld_node                                                              ; ddr3_pwr_side ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                     ; sld_virtual_jtag_basic                                                            ; work          ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                                           ; 13.0 (13.0)          ; 14.2 (14.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_packets_to_bytes                                                 ; ddr3_pwr_side ;
;             |altera_reset_controller:rst_controller|                                                                                                                          ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                                                           ; ddr3_pwr_side ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                                                         ; ddr3_pwr_side ;
;          |ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|                                                                                                                  ; 66.5 (0.0)           ; 188.6 (0.0)                      ; 123.6 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 131 (0)             ; 350 (0)                   ; 0 (0)         ; 504               ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_mm_interconnect_0                                                   ; ddr3_pwr_side ;
;             |altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|                                                                                                                   ; 7.7 (7.7)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altsyncram:mem_rtl_0|                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                                                        ; work          ;
;                   |altsyncram_2pm1:auto_generated|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_2pm1                                                                   ; work          ;
;             |altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|                                                                                                                     ; 9.8 (9.8)            ; 11.7 (11.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;             |altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|                                                                                                                   ; 7.5 (7.5)            ; 8.1 (8.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altsyncram:mem_rtl_0|                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                                                        ; work          ;
;                   |altsyncram_0pm1:auto_generated|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 248               ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_0pm1                                                                   ; work          ;
;             |altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|                                                                                                                     ; 11.0 (11.0)          ; 11.8 (11.8)                      ; 1.8 (1.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                                ; 3.2 (0.0)            ; 15.6 (0.0)                       ; 12.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser                                          ; ddr3_pwr_side ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                     ; 3.2 (2.1)            ; 15.6 (14.2)                      ; 12.3 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 31 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                                                    ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                                            ; 1.3 (0.0)            ; 48.4 (0.0)                       ; 47.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                          ; ddr3_pwr_side ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                     ; 1.3 (1.1)            ; 48.4 (46.6)                      ; 47.1 (45.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 103 (99)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                                    ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                      ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                      ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                                            ; 4.9 (0.0)            ; 32.4 (0.0)                       ; 27.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                          ; ddr3_pwr_side ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                     ; 4.9 (4.2)            ; 32.4 (31.0)                      ; 27.5 (26.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                                    ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                      ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                                            ; 4.2 (0.0)            ; 34.3 (0.0)                       ; 30.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser                                          ; ddr3_pwr_side ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                                                                                     ; 4.2 (3.6)            ; 34.3 (32.7)                      ; 30.2 (29.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                                                    ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                                      ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                               ; altera_std_synchronizer_nocut                                                     ; ddr3_pwr_side ;
;             |altera_merlin_master_agent:if_csr_m0_master_agent|                                                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:if_csr_m0_master_agent                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                                        ; ddr3_pwr_side ;
;             |altera_merlin_slave_agent:c0_csr_agent|                                                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:c0_csr_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;             |altera_merlin_slave_agent:p0_csr_agent|                                                                                                                          ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:p0_csr_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;             |altera_merlin_traffic_limiter:if_csr_m0_master_limiter|                                                                                                          ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:if_csr_m0_master_limiter                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                                                     ; ddr3_pwr_side ;
;             |ddr3_pwr_side_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                             ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                              ; ddr3_pwr_side_mm_interconnect_0_cmd_demux                                         ; ddr3_pwr_side ;
;             |ddr3_pwr_side_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                                 ; 6.8 (6.8)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_mm_interconnect_0_rsp_mux                                           ; ddr3_pwr_side ;
;          |ddr3_pwr_side_p0:p0|                                                                                                                                                ; 867.6 (0.0)          ; 1428.9 (0.0)                     ; 561.6 (0.0)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1412 (0)            ; 2727 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_pwr_side_p0                                                                  ; ddr3_pwr_side ;
;             |ddr3_pwr_side_p0_memphy:umemphy|                                                                                                                                 ; 867.6 (4.2)          ; 1428.9 (5.0)                     ; 561.6 (0.8)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 1412 (8)            ; 2727 (8)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                ; ddr3_pwr_side_p0_memphy                                                           ; ddr3_pwr_side ;
;                |ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                                                                        ; 5.3 (0.0)            ; 13.6 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                                                                          ; ddr3_pwr_side_p0_addr_cmd_datapath                                                ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                                                                                 ; 3.2 (3.2)            ; 7.3 (7.3)                        ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                                                                                                                ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_bank|                                                                                                    ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_bank                                                                                                                                                                                                                                   ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n|                                                                                                   ; 0.1 (0.1)            ; 0.7 (0.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                                                                                                    ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                                                                                                   ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_odt|                                                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_odt                                                                                                                                                                                                                                    ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n|                                                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n|                                                                                                    ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_addr_cmd_datapath:uaddr_cmd_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n                                                                                                                                                                                                                                   ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                |ddr3_pwr_side_p0_new_io_pads:uio_pads|                                                                                                                        ; 523.0 (0.0)          ; 659.8 (1.0)                      ; 136.8 (1.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 805 (0)             ; 1229 (2)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                                                                          ; ddr3_pwr_side_p0_new_io_pads                                                      ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|                                                                                                             ; 58.7 (0.0)           ; 105.7 (0.0)                      ; 47.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 107 (0)             ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                            ; ddr3_pwr_side_p0_addr_cmd_pads                                                    ; ddr3_pwr_side ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                       ; altddio_out                                                                       ; work          ;
;                         |ddio_out_0ke:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_0ke:auto_generated                                                                                                                                                                                           ; ddio_out_0ke                                                                      ; work          ;
;                      |altddio_out:uaddress_pad|                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                                                                                                   ; altddio_out                                                                       ; work          ;
;                         |ddio_out_m3f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_m3f:auto_generated                                                                                                                                                                                                       ; ddio_out_m3f                                                                      ; work          ;
;                      |altddio_out:ubank_pad|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                                                                                                      ; altddio_out                                                                       ; work          ;
;                         |ddio_out_42f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_42f:auto_generated                                                                                                                                                                                                          ; ddio_out_42f                                                                      ; work          ;
;                      |altddio_out:ucas_n_pad|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                                                                                                     ; altddio_out                                                                       ; work          ;
;                         |ddio_out_d2f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_d2f:auto_generated                                                                                                                                                                                                         ; ddio_out_d2f                                                                      ; work          ;
;                      |altddio_out:ucke_pad|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                                                                                                       ; altddio_out                                                                       ; work          ;
;                         |ddio_out_22f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_22f:auto_generated                                                                                                                                                                                                           ; ddio_out_22f                                                                      ; work          ;
;                      |altddio_out:ucs_n_pad|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                                                                                                      ; altddio_out                                                                       ; work          ;
;                         |ddio_out_d2f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_d2f:auto_generated                                                                                                                                                                                                          ; ddio_out_d2f                                                                      ; work          ;
;                      |altddio_out:uodt_pad|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                                                                                                       ; altddio_out                                                                       ; work          ;
;                         |ddio_out_22f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_22f:auto_generated                                                                                                                                                                                                           ; ddio_out_22f                                                                      ; work          ;
;                      |altddio_out:uras_n_pad|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                                                                                                     ; altddio_out                                                                       ; work          ;
;                         |ddio_out_d2f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_d2f:auto_generated                                                                                                                                                                                                         ; ddio_out_d2f                                                                      ; work          ;
;                      |altddio_out:ureset_n_pad|                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                                                                                                   ; altddio_out                                                                       ; work          ;
;                         |ddio_out_d2f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_d2f:auto_generated                                                                                                                                                                                                       ; ddio_out_d2f                                                                      ; work          ;
;                      |altddio_out:uwe_n_pad|                                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                                                                                                      ; altddio_out                                                                       ; work          ;
;                         |ddio_out_d2f:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_d2f:auto_generated                                                                                                                                                                                                          ; ddio_out_d2f                                                                      ; work          ;
;                      |ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                                                                                                                                           ; ddr3_pwr_side_p0_acv_ldc                                                          ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                          ; ddr3_pwr_side_p0_clock_pair_generator                                             ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:uaddress_qr_to_hr|                                                                                                     ; 32.9 (32.9)          ; 60.2 (60.2)                      ; 27.3 (27.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:uaddress_qr_to_hr                                                                                                                                                                                                         ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:ubank_qr_to_hr|                                                                                                        ; 7.2 (7.2)            ; 13.0 (13.0)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:ubank_qr_to_hr                                                                                                                                                                                                            ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:ucas_n_qr_to_hr|                                                                                                       ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:ucas_n_qr_to_hr                                                                                                                                                                                                           ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:ucke_qr_to_hr|                                                                                                         ; 1.3 (1.3)            ; 4.5 (4.5)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:ucke_qr_to_hr                                                                                                                                                                                                             ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:ucs_n_qr_to_hr|                                                                                                        ; 2.9 (2.9)            ; 4.9 (4.9)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:ucs_n_qr_to_hr                                                                                                                                                                                                            ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:uodt_qr_to_hr|                                                                                                         ; 2.2 (2.2)            ; 4.5 (4.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:uodt_qr_to_hr                                                                                                                                                                                                             ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:uras_n_qr_to_hr|                                                                                                       ; 3.3 (3.3)            ; 4.6 (4.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:uras_n_qr_to_hr                                                                                                                                                                                                           ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:ureset_n_qr_to_hr|                                                                                                     ; 2.6 (2.6)            ; 4.5 (4.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:ureset_n_qr_to_hr                                                                                                                                                                                                         ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                      |ddr3_pwr_side_p0_simple_ddio_out:uwe_n_qr_to_hr|                                                                                                        ; 3.0 (3.0)            ; 4.8 (4.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_simple_ddio_out:uwe_n_qr_to_hr                                                                                                                                                                                                            ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_altdqdqs                                                         ; ddr3_pwr_side ;
;                      |altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst                                                                                                                                                                                               ; altdq_dqs2_acv_arriav_quarter_rate_mode                                           ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:dq_qr_to_hr|                                                                                                              ; 343.0 (343.0)        ; 406.1 (406.1)                    ; 63.1 (63.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 512 (512)           ; 768 (768)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:dq_qr_to_hr                                                                                                                                                                                                                                                             ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:dqs_en_qr_to_hr|                                                                                                          ; 18.8 (18.8)          ; 29.2 (29.2)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:dqs_en_qr_to_hr                                                                                                                                                                                                                                                         ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|                                                                                                         ; 24.2 (24.2)          ; 24.3 (24.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr                                                                                                                                                                                                                                                        ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:rdata_en_qr_to_hr|                                                                                                        ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:rdata_en_qr_to_hr                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:vfifo_inc_qr_to_hr|                                                                                                       ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:vfifo_inc_qr_to_hr                                                                                                                                                                                                                                                      ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|                                                                                                       ; 20.3 (20.3)          ; 27.4 (27.4)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr                                                                                                                                                                                                                                                      ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_simple_ddio_out:wrdata_mask_qr_to_hr|                                                                                                     ; 43.2 (43.2)          ; 50.2 (50.2)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_mask_qr_to_hr                                                                                                                                                                                                                                                    ; ddr3_pwr_side_p0_simple_ddio_out                                                  ; ddr3_pwr_side ;
;                |ddr3_pwr_side_p0_phy_csr:phy_csr_inst|                                                                                                                        ; 30.5 (17.8)          ; 47.2 (31.8)                      ; 16.7 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (33)             ; 77 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst                                                                                                                                                                                                                                                                                                          ; ddr3_pwr_side_p0_phy_csr                                                          ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_iss_probe:pll_probe|                                                                                                                      ; 12.7 (0.0)           ; 15.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe                                                                                                                                                                                                                                                                     ; ddr3_pwr_side_p0_iss_probe                                                        ; ddr3_pwr_side ;
;                      |altsource_probe:iss_probe_inst|                                                                                                                         ; 12.7 (0.0)           ; 15.3 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst                                                                                                                                                                                                                                      ; altsource_probe                                                                   ; work          ;
;                         |altsource_probe_body:altsource_probe_body_inst|                                                                                                      ; 12.7 (1.0)           ; 15.3 (1.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (3)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                       ; altsource_probe_body                                                              ; work          ;
;                            |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                                                           ; 11.7 (3.7)           ; 14.3 (4.5)                       ; 2.7 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                                                ; altsource_probe_impl                                                              ; work          ;
;                               |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                                                     ; 8.0 (8.0)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                      ; sld_rom_sr                                                                        ; work          ;
;                |ddr3_pwr_side_p0_read_datapath:uread_datapath|                                                                                                                ; 118.6 (88.6)         ; 462.8 (431.5)                    ; 344.6 (343.3)                                     ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 105 (32)            ; 1106 (1072)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_read_datapath                                                    ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                                                                   ; 23.8 (14.5)          ; 25.1 (15.0)                      ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (19)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|ddr3_pwr_side_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                                                                                          ; ddr3_pwr_side_p0_read_valid_selector                                              ; ddr3_pwr_side ;
;                      |lpm_decode:uvalid_select|                                                                                                                               ; 9.3 (0.0)            ; 10.1 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|ddr3_pwr_side_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                                                                                                 ; lpm_decode                                                                        ; work          ;
;                         |decode_hue:auto_generated|                                                                                                                           ; 9.3 (9.3)            ; 10.1 (10.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|ddr3_pwr_side_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_hue:auto_generated                                                                                                                                                       ; decode_hue                                                                        ; work          ;
;                   |ddr3_pwr_side_p0_read_valid_selector:vsel_gen[2].read_buffering[0].uread_valid_selector|                                                                   ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_read_datapath:uread_datapath|ddr3_pwr_side_p0_read_valid_selector:vsel_gen[2].read_buffering[0].uread_valid_selector                                                                                                                                                                                                          ; ddr3_pwr_side_p0_read_valid_selector                                              ; ddr3_pwr_side ;
;                |ddr3_pwr_side_p0_reset:ureset|                                                                                                                                ; 0.4 (0.3)            ; 36.4 (1.0)                       ; 36.0 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset                                                                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_reset                                                            ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_addr_cmd_clk|                                                                                                           ; 0.0 (0.0)            ; 7.0 (7.0)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                                                                                                  ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_afi_clk|                                                                                                                ; 0.0 (0.0)            ; 8.0 (8.0)                        ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_avl_clk|                                                                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_ctl_reset_clk|                                                                                                          ; 0.2 (0.2)            ; 4.3 (4.3)                        ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                                                                                 ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_scc_clk|                                                                                                                ; 0.0 (0.0)            ; 7.5 (7.5)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_reset_sync:ureset_seq_clk|                                                                                                                ; 0.0 (0.0)            ; 7.7 (7.7)                        ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                                                                                       ; ddr3_pwr_side_p0_reset_sync                                                       ; ddr3_pwr_side ;
;                |ddr3_pwr_side_p0_write_datapath:uwrite_datapath|                                                                                                              ; 185.7 (8.4)          ; 204.2 (8.9)                      ; 18.5 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 432 (32)            ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                                                                ; ddr3_pwr_side_p0_write_datapath                                                   ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_extender:afi_wdata_valid_extender|                                                                                               ; 4.0 (4.0)            ; 11.3 (11.3)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath|ddr3_pwr_side_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                                                                                    ; ddr3_pwr_side_p0_fr_cycle_extender                                                ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_extender:oct_ena_source_extender|                                                                                                ; -0.8 (-0.8)          ; 5.5 (5.5)                        ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath|ddr3_pwr_side_p0_fr_cycle_extender:oct_ena_source_extender                                                                                                                                                                                                                                     ; ddr3_pwr_side_p0_fr_cycle_extender                                                ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:afi_dm_shifter|                                                                                                          ; 6.7 (6.7)            ; 7.8 (7.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                                                                                               ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                                                                      ; 1.2 (1.2)            ; 3.5 (3.5)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                                                                                           ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;                   |ddr3_pwr_side_p0_fr_cycle_shifter:afi_wdata_shifter|                                                                                                       ; 166.3 (166.3)        ; 167.1 (167.1)                    ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 384 (384)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_write_datapath:uwrite_datapath|ddr3_pwr_side_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                                                                                            ; ddr3_pwr_side_p0_fr_cycle_shifter                                                 ; ddr3_pwr_side ;
;          |ddr3_pwr_side_pll0:pll0|                                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; ddr3_pwr_side_pll0                                                                ; ddr3_pwr_side ;
;          |ddr3_pwr_side_s0:s0|                                                                                                                                                ; 2470.1 (0.0)         ; 2741.7 (0.0)                     ; 310.1 (0.0)                                       ; 38.5 (0.0)                       ; 170.0 (0.0)          ; 3478 (0)            ; 3039 (0)                  ; 0 (0)         ; 116736            ; 18    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; ddr3_pwr_side_s0                                                                  ; ddr3_pwr_side ;
;             |altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|                                                                                             ; 248.0 (247.6)        ; 266.8 (266.4)                    ; 23.5 (23.5)                                       ; 4.7 (4.7)                        ; 0.0 (0.0)            ; 391 (391)           ; 346 (344)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                            ; altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst                        ; ddr3_pwr_side ;
;                |altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a                                                                                                                                               ; altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module ; ddr3_pwr_side ;
;                   |altsyncram:the_altsyncram|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                     ; altsyncram                                                                        ; work          ;
;                      |altsyncram_oki1:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_oki1:auto_generated                                                                                      ; altsyncram_oki1                                                                   ; work          ;
;                |altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b                                                                                                                                               ; altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module ; ddr3_pwr_side ;
;                   |altsyncram:the_altsyncram|                                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                     ; altsyncram                                                                        ; work          ;
;                      |altsyncram_oki1:auto_generated|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_oki1:auto_generated                                                                                      ; altsyncram_oki1                                                                   ; work          ;
;                |altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench                                                                                                                                                            ; altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench             ; ddr3_pwr_side ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_sequencer_mem_no_ifdef_params                                       ; ddr3_pwr_side ;
;                |altsyncram:the_altsyncram|                                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; altsyncram                                                                        ; work          ;
;                   |altsyncram_8mj1:auto_generated|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 114688            ; 16    ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_8mj1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_8mj1                                                                   ; work          ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                                                       ; 4.5 (4.5)            ; 7.5 (7.5)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                      ; altera_mem_if_sequencer_rst                                                       ; ddr3_pwr_side ;
;             |ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|                                                                                                            ; 104.1 (0.0)          ; 106.9 (0.0)                      ; 3.8 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 202 (0)             ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; ddr3_pwr_side_s0_mm_interconnect_0                                                ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                                                        ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                                                        ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                                                        ; ddr3_pwr_side ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                                              ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                                                   ; ddr3_pwr_side ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                                   ; ddr3_pwr_side ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                                                       ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                                                   ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_trk_mgr_inst_trks_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:trk_mm_bridge_s0_agent|                                                                                                             ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                                                        ; 14.4 (14.4)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 7 (7)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                       ; 5.7 (5.7)            ; 5.8 (5.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; ddr3_pwr_side_s0_mm_interconnect_0_cmd_demux                                      ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                                           ; 26.8 (25.1)          ; 30.7 (29.0)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (71)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                        ; ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux                                        ; ddr3_pwr_side ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; altera_merlin_arbitrator                                                          ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                                       ; 23.8 (21.8)          ; 25.5 (23.5)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 55 (51)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                    ; ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux                                        ; ddr3_pwr_side ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                                                          ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_router:router|                                                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                          ; ddr3_pwr_side_s0_mm_interconnect_0_router                                         ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                    ; ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux                                      ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                ; ddr3_pwr_side_s0_mm_interconnect_0_rsp_demux                                      ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                           ; 10.2 (10.2)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|ddr3_pwr_side_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; ddr3_pwr_side_s0_mm_interconnect_0_rsp_mux                                        ; ddr3_pwr_side ;
;             |ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|                                                                                                            ; 69.4 (0.0)           ; 85.1 (0.0)                       ; 15.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                           ; ddr3_pwr_side_s0_mm_interconnect_1                                                ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|                                                                                             ; 2.3 (2.3)            ; 3.1 (3.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|                                                                                              ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                                             ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|                                                                                               ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                                              ; 2.5 (2.5)            ; 3.1 (3.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                             ; ddr3_pwr_side ;
;                |altera_merlin_master_agent:trk_mm_bridge_m0_agent|                                                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:trk_mm_bridge_m0_agent                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                                        ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent|                                                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_data_mgr_inst_avl_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent|                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|                                                                                                    ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                                                         ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                                                        ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                                                         ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                                                        ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                                          ; 2.8 (2.8)            ; 11.1 (11.1)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                                                         ; 7.1 (7.1)            ; 7.4 (7.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                                                    ; ddr3_pwr_side ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                                                       ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                                                     ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_1_cmd_demux:cmd_demux|                                                                                                       ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|ddr3_pwr_side_s0_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                    ; ddr3_pwr_side_s0_mm_interconnect_1_cmd_demux                                      ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_1_router:router|                                                                                                             ; 7.2 (7.2)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|ddr3_pwr_side_s0_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                          ; ddr3_pwr_side_s0_mm_interconnect_1_router                                         ; ddr3_pwr_side ;
;                |ddr3_pwr_side_s0_mm_interconnect_1_rsp_mux:rsp_mux|                                                                                                           ; 14.5 (14.5)          ; 18.9 (18.9)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|ddr3_pwr_side_s0_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                        ; ddr3_pwr_side_s0_mm_interconnect_1_rsp_mux                                        ; ddr3_pwr_side ;
;             |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                                           ; 580.2 (0.0)          ; 668.6 (0.0)                      ; 88.8 (0.0)                                        ; 0.5 (0.0)                        ; 130.0 (0.0)          ; 810 (0)             ; 741 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; rw_manager_ddr3                                                                   ; ddr3_pwr_side ;
;                |rw_manager_generic:rw_mgr_inst|                                                                                                                               ; 580.2 (24.5)         ; 668.6 (32.0)                     ; 88.8 (7.5)                                        ; 0.5 (0.0)                        ; 130.0 (0.0)          ; 810 (9)             ; 741 (83)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; rw_manager_generic                                                                ; ddr3_pwr_side ;
;                   |rw_manager_core:rw_mgr_core_inst|                                                                                                                          ; 555.7 (103.5)        ; 636.6 (129.7)                    ; 81.4 (26.2)                                       ; 0.5 (0.0)                        ; 130.0 (0.0)          ; 801 (171)           ; 658 (211)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; rw_manager_core                                                                   ; ddr3_pwr_side ;
;                      |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                                             ; 59.2 (0.0)           ; 59.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 40.0 (0.0)           ; 33 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; rw_manager_ac_ROM_no_ifdef_params                                                 ; ddr3_pwr_side ;
;                         |altsyncram:altsyncram_component|                                                                                                                     ; 59.2 (0.0)           ; 59.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 40.0 (0.0)           ; 33 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                                                                        ; work          ;
;                            |altsyncram_fgu1:auto_generated|                                                                                                                   ; 59.2 (50.3)          ; 59.5 (50.3)                      ; 0.5 (0.2)                                         ; 0.2 (0.2)                        ; 40.0 (40.0)          ; 33 (0)              ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated                                                                                                                                                                ; altsyncram_fgu1                                                                   ; work          ;
;                               |decode_7da:wr_decode|                                                                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated|decode_7da:wr_decode                                                                                                                                           ; decode_7da                                                                        ; work          ;
;                               |mux_59b:rd_mux|                                                                                                                                ; 8.1 (8.1)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated|mux_59b:rd_mux                                                                                                                                                 ; mux_59b                                                                           ; work          ;
;                      |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 10.5 (10.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 10.2 (10.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 10.8 (10.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[4].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 12.7 (12.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[4].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[5].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 11.3 (11.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[5].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[6].datamux_i|                                                                                                               ; 9.9 (9.9)            ; 10.8 (10.8)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[6].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_datamux:mux_iter[7].datamux_i|                                                                                                               ; 10.0 (10.0)          ; 12.5 (12.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[7].datamux_i                                                                                                                                                                                                                                 ; rw_manager_datamux                                                                ; ddr3_pwr_side ;
;                      |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                                             ; 40.8 (0.0)           ; 40.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; rw_manager_di_buffer_wrap                                                         ; ddr3_pwr_side ;
;                         |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                                                         ; 40.8 (0.0)           ; 40.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; rw_manager_di_buffer                                                              ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 40.8 (0.0)           ; 40.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; altsyncram                                                                        ; work          ;
;                               |altsyncram_4er1:auto_generated|                                                                                                                ; 40.8 (40.8)          ; 40.8 (40.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_4er1:auto_generated                                                                                                                    ; altsyncram_4er1                                                                   ; work          ;
;                      |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                                                         ; 56.4 (0.0)           ; 57.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; rw_manager_inst_ROM_no_ifdef_params                                               ; ddr3_pwr_side ;
;                         |altsyncram:altsyncram_component|                                                                                                                     ; 56.4 (0.0)           ; 57.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                                                                        ; work          ;
;                            |altsyncram_ens1:auto_generated|                                                                                                                   ; 56.4 (42.3)          ; 57.3 (42.3)                      ; 1.2 (0.1)                                         ; 0.3 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_ens1:auto_generated                                                                                                                                                            ; altsyncram_ens1                                                                   ; work          ;
;                               |mux_49b:rd_mux|                                                                                                                                ; 14.1 (14.1)          ; 15.0 (15.0)                      ; 1.2 (1.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_ens1:auto_generated|mux_49b:rd_mux                                                                                                                                             ; mux_49b                                                                           ; work          ;
;                      |rw_manager_jumplogic:jumplogic_i|                                                                                                                       ; 46.8 (46.8)          ; 69.8 (69.8)                      ; 23.0 (23.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (85)             ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; rw_manager_jumplogic                                                              ; ddr3_pwr_side ;
;                      |rw_manager_read_datapath:read_datapath_i|                                                                                                               ; 119.6 (8.8)          ; 125.2 (9.3)                      ; 5.6 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 173 (19)            ; 195 (14)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; rw_manager_read_datapath                                                          ; ddr3_pwr_side ;
;                         |rw_manager_bitcheck:bitcheck_i|                                                                                                                      ; 59.2 (59.2)          ; 62.0 (62.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; rw_manager_bitcheck                                                               ; ddr3_pwr_side ;
;                         |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                                              ; 11.4 (0.0)           ; 11.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; rw_manager_pattern_fifo                                                           ; ddr3_pwr_side ;
;                            |altsyncram:altsyncram_component|                                                                                                                  ; 11.4 (0.0)           ; 11.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                                                                        ; work          ;
;                               |altsyncram_aer1:auto_generated|                                                                                                                ; 11.4 (11.4)          ; 11.4 (11.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_aer1:auto_generated                                                                                                                           ; altsyncram_aer1                                                                   ; work          ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                                            ; 40.2 (5.1)           ; 42.5 (5.5)                       ; 2.3 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (14)             ; 103 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; rw_manager_write_decoder                                                          ; ddr3_pwr_side ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                                               ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; rw_manager_data_decoder                                                           ; ddr3_pwr_side ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                                               ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; rw_manager_dm_decoder                                                             ; ddr3_pwr_side ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                                                      ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; rw_manager_lfsr12                                                                 ; ddr3_pwr_side ;
;                            |rw_manager_lfsr72:do_lfsr_i|                                                                                                                      ; 27.7 (27.7)          ; 28.8 (28.8)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 80 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i                                                                                                                                                            ; rw_manager_lfsr72                                                                 ; ddr3_pwr_side ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                                               ; 49.5 (16.8)          ; 64.4 (19.8)                      ; 14.9 (3.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (64)            ; 109 (2)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; rw_manager_write_decoder                                                          ; ddr3_pwr_side ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                                                  ; 1.4 (1.4)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; rw_manager_data_decoder                                                           ; ddr3_pwr_side ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; rw_manager_dm_decoder                                                             ; ddr3_pwr_side ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                                                         ; 6.3 (6.3)            ; 7.2 (7.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr12                                                                 ; ddr3_pwr_side ;
;                         |rw_manager_lfsr72:do_lfsr_i|                                                                                                                         ; 23.0 (23.0)          ; 34.0 (34.0)                      ; 11.0 (11.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr72:do_lfsr_i                                                                                                                                                                                                     ; rw_manager_lfsr72                                                                 ; ddr3_pwr_side ;
;             |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                                                      ; 2.0 (2.0)            ; 3.2 (3.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                     ; sequencer_data_mgr                                                                ; ddr3_pwr_side ;
;             |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                                                        ; 46.2 (46.2)          ; 67.8 (67.8)                      ; 21.6 (21.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_phy_mgr                                                                 ; ddr3_pwr_side ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                                                      ; 25.7 (4.7)           ; 26.3 (5.0)                       ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 8 (8)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                     ; sequencer_reg_file                                                                ; ddr3_pwr_side ;
;                |altsyncram:altsyncram_component|                                                                                                                              ; 21.0 (0.0)           ; 21.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; altsyncram                                                                        ; work          ;
;                   |altsyncram_e2v1:auto_generated|                                                                                                                            ; 21.0 (21.0)          ; 21.3 (21.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_e2v1                                                                   ; work          ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                                                        ; 561.2 (521.3)        ; 591.7 (550.0)                    ; 36.5 (34.6)                                       ; 6.0 (6.0)                        ; 20.0 (0.0)           ; 668 (642)           ; 679 (654)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_scc_mgr                                                                 ; ddr3_pwr_side ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                                                       ; 8.8 (8.3)            ; 10.2 (9.7)                       ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                ; sequencer_scc_acv_wrapper                                                         ; ddr3_pwr_side ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                             ; sequencer_scc_acv_phase_decode                                                    ; ddr3_pwr_side ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                                           ; 31.0 (0.0)           ; 31.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                    ; sequencer_scc_reg_file                                                            ; ddr3_pwr_side ;
;                   |altdpram:altdpram_component|                                                                                                                               ; 31.0 (0.0)           ; 31.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                        ; altdpram                                                                          ; work          ;
;                      |dpram_msr1:auto_generated|                                                                                                                              ; 31.0 (20.0)          ; 31.6 (20.0)                      ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated                                                                                                                                                                                                                              ; dpram_msr1                                                                        ; work          ;
;                         |decode_7ea:wr_decode|                                                                                                                                ; 0.7 (0.7)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated|decode_7ea:wr_decode                                                                                                                                                                                                         ; decode_7ea                                                                        ; work          ;
;                         |mux_9ab:rd_mux|                                                                                                                                      ; 10.3 (10.3)          ; 10.7 (10.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated|mux_9ab:rd_mux                                                                                                                                                                                                               ; mux_9ab                                                                           ; work          ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                                                        ; 828.3 (828.3)        ; 917.5 (917.5)                    ; 115.4 (115.4)                                     ; 26.3 (26.3)                      ; 0.0 (0.0)            ; 1193 (1193)         ; 988 (988)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; sequencer_trk_mgr                                                                 ; ddr3_pwr_side ;
;    |sld_hub:auto_hub|                                                                                                                                                         ; 73.0 (0.5)           ; 83.0 (0.5)                       ; 11.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 120 (1)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                                                           ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                                       ; 72.5 (0.0)           ; 82.5 (0.0)                       ; 11.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                                                       ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                                 ; 72.5 (0.0)           ; 82.5 (0.0)                       ; 11.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 119 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab                                                                       ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                             ; 72.5 (1.3)           ; 82.5 (2.7)                       ; 11.5 (1.7)                                        ; 1.5 (0.3)                        ; 0.0 (0.0)            ; 119 (1)             ; 97 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                                                           ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                                  ; 71.2 (0.0)           ; 79.8 (0.0)                       ; 9.8 (0.0)                                         ; 1.2 (0.0)                        ; 0.0 (0.0)            ; 118 (0)             ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric                                                 ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                              ; 71.2 (49.7)          ; 79.8 (56.9)                      ; 9.8 (8.4)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 118 (82)            ; 91 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                          ; sld_jtag_hub                                                                      ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                                ; 10.8 (10.8)          ; 12.0 (12.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                  ; sld_rom_sr                                                                        ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                              ; 10.7 (10.7)          ; 10.9 (10.9)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                ; sld_shadow_jsm                                                                    ; altera_sld    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                         ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                   ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; DDR3_PWR_SIDE_DM[0]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[4]    ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[5]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[6]    ; Output   ; --    ; --   ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DM[7]    ; Output   ; --    ; --   ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_CK[0]    ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_CK_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; LED[0]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[0]     ; Output   ; --    ; --   ; --   ; --   ; (25)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[1]     ; Output   ; --    ; --   ; --   ; --   ; (25)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[2]     ; Output   ; --    ; --   ; --   ; --   ; (20)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[3]     ; Output   ; --    ; --   ; --   ; --   ; (24)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[4]     ; Output   ; --    ; --   ; --   ; --   ; (21)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[5]     ; Output   ; --    ; --   ; --   ; --   ; (20)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[6]     ; Output   ; --    ; --   ; --   ; --   ; (22)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[7]     ; Output   ; --    ; --   ; --   ; --   ; (22)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[8]     ; Output   ; --    ; --   ; --   ; --   ; (20)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[9]     ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[10]    ; Output   ; --    ; --   ; --   ; --   ; (22)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[11]    ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[12]    ; Output   ; --    ; --   ; --   ; --   ; (19)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_A[13]    ; Output   ; --    ; --   ; --   ; --   ; (22)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_BA[0]    ; Output   ; --    ; --   ; --   ; --   ; (24)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_BA[1]    ; Output   ; --    ; --   ; --   ; --   ; (24)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_BA[2]    ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_CAS_n[0] ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_CKE[0]   ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_CS_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (22)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_ODT[0]   ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_RAS_n[0] ; Output   ; --    ; --   ; --   ; --   ; (23)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_RESET_n  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_WE_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (18)  ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[0]    ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[1]    ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[2]    ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[3]    ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[4]    ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[5]    ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[6]    ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[7]    ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[8]    ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[9]    ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[10]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[11]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[12]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[13]   ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[14]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[15]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[16]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[17]   ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[18]   ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[19]   ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[20]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[21]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[22]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[23]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[24]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[25]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[26]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[27]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[28]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[29]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[30]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[31]   ; Bidir    ; (4)   ; (1)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[32]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[33]   ; Bidir    ; (14)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[34]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[35]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[36]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[37]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[38]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[39]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[40]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[41]   ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[42]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[43]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[44]   ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[45]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[46]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[47]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[48]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[49]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[50]   ; Bidir    ; (15)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[51]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[52]   ; Bidir    ; (1)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[53]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[54]   ; Bidir    ; (16)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[55]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[56]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[57]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[58]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[59]   ; Bidir    ; (0)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[60]   ; Bidir    ; (2)   ; (1)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[61]   ; Bidir    ; (3)   ; (1)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[62]   ; Bidir    ; (5)   ; (1)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQ[63]   ; Bidir    ; (5)   ; (1)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; DDR3_PWR_SIDE_DQS[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[4]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[5]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[6]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS[7]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[4] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[5] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[6] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_SIDE_DQS_n[7] ; Bidir    ; --    ; --   ; --   ; (0)  ; (6)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_PWR_RZQ           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; BUTTON                 ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; DDR3_PWR_refclk        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; OSC_50                 ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DDR3_PWR_SIDE_DQ[0]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[1]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[2]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[3]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[4]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[5]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[6]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[7]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[8]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[9]                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[10]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[11]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[12]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[13]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[14]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[15]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[16]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[17]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[18]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[19]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[20]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[21]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[22]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[23]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[24]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[25]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[26]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[27]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[28]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[29]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[30]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[31]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[32]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[33]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[34]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[35]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[36]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[37]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[38]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[39]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[40]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[41]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[42]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[43]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[44]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[45]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[46]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[47]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[48]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[49]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[50]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[51]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[52]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[53]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[54]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR3_PWR_SIDE_DQ[55]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[56]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[57]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[58]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[59]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[60]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[61]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[62]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQ[63]                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_PWR_SIDE_DQS[0]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[1]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[2]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[3]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[4]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[5]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[6]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS[7]                                                                                                                                                                                                                                                                                     ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[0]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[1]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[2]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[3]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[4]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[5]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[6]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_SIDE_DQS_n[7]                                                                                                                                                                                                                                                                                   ;                   ;         ;
; DDR3_PWR_RZQ                                                                                                                                                                                                                                                                                             ;                   ;         ;
; BUTTON                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - LED~0                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~1                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~2                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~3                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~4                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~5                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED~6                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - LED[0]~output                                                                                                                                                                                                                                                                                     ; 1                 ; 0       ;
;      - sample[0]~feeder                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; DDR3_PWR_refclk                                                                                                                                                                                                                                                                                          ;                   ;         ;
; OSC_50                                                                                                                                                                                                                                                                                                   ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location                    ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|avl_address[0]~1                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y91_N30         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|avl_address[23]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y91_N39         ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|avl_writedata[171]~0                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y91_N12         ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|cal_data[63]~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X23_Y91_N9          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Avalon_bus_RW_Test:DDR3_PWR_SIDE_Verify|data_reg[115]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y93_N12         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X49_Y65_N21        ; 41      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X49_Y65_N12        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Equal2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y86_N15         ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; OSC_50                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; PIN_AL5                     ; 46      ; Clock                                 ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y3_N3               ; 341     ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y3_N3               ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y90_N3          ; 48      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                     ; FF_X21_Y64_N26              ; 147     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_row_addr[5]~0                                                                                                                                                                   ; LABCELL_X19_Y79_N24         ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]~1                                                                                                                                                                       ; MLABCELL_X13_Y79_N57        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~2                                                                                                                                                                              ; LABCELL_X16_Y81_N57         ; 53      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X11_Y79_N29              ; 36      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|int_queue_full~1                                                                                                                                                                    ; LABCELL_X14_Y83_N15         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_tfaw_cmd_cnt~1                                                                                                                                                            ; LABCELL_X15_Y73_N42         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_read_ready~0                                                                                                                                                              ; MLABCELL_X10_Y77_N54        ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~0                                                                                                   ; LABCELL_X15_Y84_N6          ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|_~5                ; LABCELL_X15_Y84_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|_~6                ; LABCELL_X14_Y85_N27         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|pulse_ram_output~2 ; LABCELL_X14_Y85_N15         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; MLABCELL_X6_Y89_N27         ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|_~5                                               ; MLABCELL_X8_Y89_N45         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|_~6                                               ; MLABCELL_X6_Y89_N48         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|pulse_ram_output~2                                ; LABCELL_X7_Y89_N39          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][2]~71                                                                                              ; LABCELL_X16_Y87_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3]~78                                                                                              ; LABCELL_X7_Y87_N48          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][2]~85                                                                                              ; LABCELL_X7_Y87_N27          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~92                                                                                              ; MLABCELL_X10_Y87_N57        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0]~99                                                                                              ; LABCELL_X19_Y87_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][0]~106                                                                                             ; LABCELL_X19_Y87_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[16][0]~112                                                                                             ; LABCELL_X19_Y85_N39         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[17][0]~118                                                                                             ; LABCELL_X19_Y85_N45         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[18][4]~124                                                                                             ; MLABCELL_X18_Y85_N21        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[19][0]~130                                                                                             ; MLABCELL_X18_Y85_N45        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~3                                                                                                ; LABCELL_X15_Y85_N3          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[20][1]~136                                                                                             ; LABCELL_X21_Y84_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[21][3]~142                                                                                             ; LABCELL_X21_Y84_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[22][1]~148                                                                                             ; MLABCELL_X18_Y84_N3         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[23][4]~154                                                                                             ; MLABCELL_X18_Y84_N51        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[24][1]~160                                                                                             ; LABCELL_X19_Y84_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[25][1]~166                                                                                             ; LABCELL_X19_Y84_N57         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[26][3]~172                                                                                             ; MLABCELL_X10_Y87_N6         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[27][2]~178                                                                                             ; MLABCELL_X8_Y87_N36         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[28][0]~184                                                                                             ; MLABCELL_X8_Y87_N57         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[29][4]~190                                                                                             ; LABCELL_X16_Y84_N57         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][1]~15                                                                                               ; LABCELL_X15_Y85_N45         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[30][4]~196                                                                                             ; LABCELL_X16_Y84_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[31][4]~201                                                                                             ; LABCELL_X14_Y85_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][2]~22                                                                                               ; LABCELL_X16_Y85_N27         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][1]~29                                                                                               ; MLABCELL_X18_Y85_N18        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]~36                                                                                               ; MLABCELL_X13_Y85_N45        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][0]~43                                                                                               ; MLABCELL_X10_Y87_N51        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][1]~50                                                                                               ; LABCELL_X9_Y87_N51          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~57                                                                                               ; LABCELL_X9_Y87_N54          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][4]~64                                                                                               ; MLABCELL_X10_Y87_N27        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[26]~7                                                                                           ; LABCELL_X15_Y87_N18         ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]~2                                                                                                      ; LABCELL_X14_Y88_N54         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][4]~63                                                                                                    ; MLABCELL_X18_Y88_N51        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][4]~69                                                                                                    ; MLABCELL_X18_Y88_N21        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][0]~75                                                                                                    ; MLABCELL_X18_Y87_N18        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][1]~81                                                                                                    ; MLABCELL_X18_Y87_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][0]~87                                                                                                    ; LABCELL_X9_Y88_N21          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~93                                                                                                    ; LABCELL_X9_Y88_N54          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[16][0]~99                                                                                                    ; LABCELL_X9_Y86_N18          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[17][4]~105                                                                                                   ; LABCELL_X9_Y86_N57          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[18][4]~111                                                                                                   ; LABCELL_X16_Y86_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[19][0]~117                                                                                                   ; LABCELL_X16_Y86_N15         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][3]~8                                                                                                      ; LABCELL_X15_Y88_N48         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[20][4]~123                                                                                                   ; LABCELL_X15_Y90_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[21][2]~129                                                                                                   ; LABCELL_X16_Y90_N51         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[22][1]~135                                                                                                   ; LABCELL_X16_Y90_N15         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[23][4]~141                                                                                                   ; LABCELL_X15_Y90_N57         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[24][3]~147                                                                                                   ; LABCELL_X14_Y90_N36         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[25][0]~153                                                                                                   ; LABCELL_X14_Y90_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[26][1]~159                                                                                                   ; MLABCELL_X13_Y90_N27        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[27][4]~166                                                                                                   ; LABCELL_X14_Y88_N36         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[28][4]~171                                                                                                   ; LABCELL_X16_Y89_N18         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[29][4]~177                                                                                                   ; LABCELL_X16_Y89_N15         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][4]~15                                                                                                     ; LABCELL_X15_Y88_N45         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[30][1]~183                                                                                                   ; LABCELL_X15_Y89_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[31][4]~189                                                                                                   ; LABCELL_X15_Y89_N6          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~21                                                                                                     ; LABCELL_X21_Y86_N18         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][0]~28                                                                                                     ; LABCELL_X21_Y86_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][1]~33                                                                                                     ; LABCELL_X19_Y86_N51         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][0]~39                                                                                                     ; MLABCELL_X18_Y86_N33        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][4]~45                                                                                                     ; MLABCELL_X18_Y86_N54        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][4]~51                                                                                                     ; LABCELL_X15_Y86_N27         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][4]~57                                                                                                     ; LABCELL_X16_Y88_N3          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[4]~0                                                                                                                                                              ; MLABCELL_X8_Y87_N9          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~0                                                                                                                                      ; MLABCELL_X10_Y85_N15        ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~1                                                                                                                                      ; LABCELL_X11_Y85_N33         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~10                                                                                                                                     ; MLABCELL_X10_Y86_N54        ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~11                                                                                                                                     ; LABCELL_X11_Y86_N33         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~12                                                                                                                                     ; MLABCELL_X10_Y82_N27        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~13                                                                                                                                     ; MLABCELL_X10_Y84_N6         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~14                                                                                                                                     ; LABCELL_X9_Y84_N0           ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~15                                                                                                                                     ; LABCELL_X9_Y84_N9           ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~2                                                                                                                                      ; MLABCELL_X10_Y85_N9         ; 23      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~3                                                                                                                                      ; MLABCELL_X10_Y85_N27        ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~4                                                                                                                                      ; LABCELL_X11_Y86_N9          ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~5                                                                                                                                      ; MLABCELL_X10_Y86_N57        ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~6                                                                                                                                      ; MLABCELL_X8_Y84_N27         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~7                                                                                                                                      ; LABCELL_X11_Y84_N57         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~8                                                                                                                                      ; MLABCELL_X8_Y86_N3          ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|int_ecc_wdata_fifo_dataid_vector~9                                                                                                                                      ; MLABCELL_X8_Y85_N24         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|Decoder0~3                                                                                                                                                                        ; LABCELL_X15_Y72_N48         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always42~0                                                                                                                                                                        ; LABCELL_X16_Y73_N33         ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[10]~2                                                                                                                                  ; LABCELL_X14_Y66_N54         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_down_cnt[1]~0                                                                                                                                                               ; LABCELL_X24_Y71_N51         ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[0]~0                                                                                                                              ; MLABCELL_X18_Y73_N51        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LABCELL_X15_Y72_N12         ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|WideAnd4~0                                                                                                                                                                                  ; LABCELL_X15_Y75_N54         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]~17                                                                                                                                                                          ; MLABCELL_X6_Y73_N39         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]~37                                                                                                                                                                          ; LABCELL_X11_Y75_N36         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][2]~27                                                                                                                                                                          ; MLABCELL_X8_Y71_N0          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~4                                                                                                                                                                           ; MLABCELL_X6_Y74_N3          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~1                                                                                                                                                                               ; MLABCELL_X13_Y81_N27        ; 81      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; MLABCELL_X13_Y81_N21        ; 83      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~2                                                                                                                                                                               ; MLABCELL_X13_Y81_N9         ; 83      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~0                                                                                                                                                                               ; MLABCELL_X13_Y81_N48        ; 83      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~1                                                                                                     ; MLABCELL_X8_Y79_N18         ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~2                                                                                                     ; MLABCELL_X8_Y79_N27         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~0                                                                                                               ; MLABCELL_X10_Y81_N12        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~1                                                                                                               ; MLABCELL_X10_Y81_N6         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~10                                                                                                              ; MLABCELL_X10_Y81_N3         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~11                                                                                                              ; MLABCELL_X10_Y81_N39        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~12                                                                                                              ; MLABCELL_X10_Y81_N24        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~13                                                                                                              ; MLABCELL_X10_Y81_N57        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~14                                                                                                              ; MLABCELL_X10_Y81_N18        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~15                                                                                                              ; MLABCELL_X10_Y81_N30        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~2                                                                                                               ; MLABCELL_X10_Y81_N48        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~3                                                                                                               ; LABCELL_X14_Y84_N24         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~4                                                                                                               ; MLABCELL_X10_Y80_N12        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~5                                                                                                               ; MLABCELL_X10_Y83_N54        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~6                                                                                                               ; MLABCELL_X10_Y81_N45        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~7                                                                                                               ; MLABCELL_X10_Y81_N51        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~8                                                                                                               ; MLABCELL_X10_Y81_N36        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|Equal1~9                                                                                                               ; MLABCELL_X10_Y81_N0         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]~2                                                                         ; LABCELL_X9_Y79_N48          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[10][1]~40                                                                       ; LABCELL_X24_Y81_N27         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[11][1]~43                                                                       ; LABCELL_X23_Y80_N54         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[12][1]~46                                                                       ; LABCELL_X23_Y80_N57         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[13][1]~49                                                                       ; LABCELL_X24_Y80_N0          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[14][0]~52                                                                       ; LABCELL_X24_Y80_N21         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[15][1]~54                                                                       ; LABCELL_X16_Y80_N36         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][0]~6                                                                         ; LABCELL_X9_Y79_N0           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][1]~10                                                                        ; LABCELL_X9_Y79_N21          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][1]~14                                                                        ; LABCELL_X14_Y79_N57         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][0]~18                                                                        ; LABCELL_X14_Y79_N54         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]~22                                                                        ; LABCELL_X23_Y79_N57         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][1]~26                                                                        ; LABCELL_X23_Y79_N54         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][0]~30                                                                        ; LABCELL_X23_Y81_N45         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[8][0]~34                                                                        ; LABCELL_X23_Y81_N21         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[9][1]~37                                                                        ; LABCELL_X23_Y81_N18         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; LABCELL_X19_Y81_N3          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]~5                                                                                           ; MLABCELL_X10_Y81_N21        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[12][0]~9                                                                                          ; LABCELL_X9_Y84_N45          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[13][0]~10                                                                                         ; MLABCELL_X10_Y81_N33        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[14][0]~7                                                                                          ; MLABCELL_X10_Y81_N27        ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[15][4]~8                                                                                          ; LABCELL_X9_Y85_N15          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~6                                                                                           ; MLABCELL_X10_Y81_N42        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~3                                                                                           ; MLABCELL_X10_Y81_N54        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]~4                                                                                           ; LABCELL_X9_Y83_N42          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][5]~0                                                                                           ; MLABCELL_X10_Y81_N15        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~1                                                                                           ; LABCELL_X11_Y83_N3          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[9][5]~2                                                                                           ; LABCELL_X4_Y82_N3           ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[10][0]~3                                                                                       ; LABCELL_X15_Y82_N15         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[11][1]~4                                                                                       ; LABCELL_X11_Y82_N48         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~0                                                                                        ; MLABCELL_X10_Y81_N9         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]~1                                                                                        ; LABCELL_X14_Y84_N3          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[8][0]~2                                                                                        ; MLABCELL_X10_Y80_N15        ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; LABCELL_X14_Y83_N6          ; 30      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[10][0]~53                                                                                                                ; LABCELL_X16_Y82_N33         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[11][2]~58                                                                                                                ; LABCELL_X16_Y82_N3          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[12][3]~63                                                                                                                ; LABCELL_X16_Y82_N21         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[13][3]~68                                                                                                                ; LABCELL_X15_Y80_N27         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[14][0]~73                                                                                                                ; LABCELL_X15_Y80_N57         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[15][3]~77                                                                                                                ; LABCELL_X16_Y80_N18         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~2                                                                                                                  ; MLABCELL_X18_Y81_N21        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][2]~8                                                                                                                  ; MLABCELL_X18_Y81_N33        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][3]~14                                                                                                                 ; MLABCELL_X18_Y81_N54        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][3]~20                                                                                                                 ; MLABCELL_X18_Y81_N30        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][3]~26                                                                                                                 ; LABCELL_X22_Y81_N24         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][0]~32                                                                                                                 ; LABCELL_X23_Y82_N51         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][0]~38                                                                                                                 ; LABCELL_X23_Y82_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[8][3]~43                                                                                                                 ; MLABCELL_X18_Y81_N6         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[9][2]~48                                                                                                                 ; LABCELL_X19_Y81_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[8]~5                                                                                                              ; LABCELL_X16_Y80_N6          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]~2                                                                                                                        ; LABCELL_X19_Y82_N54         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[10][3]~52                                                                                                                      ; MLABCELL_X18_Y83_N0         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[11][0]~57                                                                                                                      ; LABCELL_X16_Y83_N48         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[12][2]~62                                                                                                                      ; LABCELL_X16_Y83_N3          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[13][0]~67                                                                                                                      ; MLABCELL_X18_Y82_N36        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[14][2]~72                                                                                                                      ; MLABCELL_X18_Y82_N15        ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[15][3]~76                                                                                                                      ; MLABCELL_X18_Y82_N18        ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][2]~7                                                                                                                        ; LABCELL_X24_Y83_N21         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][3]~12                                                                                                                       ; LABCELL_X24_Y83_N57         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][3]~17                                                                                                                       ; LABCELL_X23_Y83_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][3]~22                                                                                                                       ; LABCELL_X23_Y83_N27         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][1]~27                                                                                                                       ; LABCELL_X22_Y82_N54         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][3]~32                                                                                                                       ; LABCELL_X22_Y82_N39         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][1]~38                                                                                                                       ; LABCELL_X19_Y83_N33         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[8][2]~43                                                                                                                       ; LABCELL_X19_Y83_N27         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[9][3]~47                                                                                                                       ; MLABCELL_X18_Y83_N3         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[15]~0                                                                                                                                                                                               ; LABCELL_X22_Y70_N33         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_auto_pd_cycles[7]~1                                                                                                                                                                                                ; LABCELL_X21_Y69_N0          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bank_width[3]~0                                                                                                                                                                                                    ; LABCELL_X22_Y75_N36         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_bl[7]~0                                                                                                                                                                                                            ; LABCELL_X19_Y71_N36         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_chip_binary_representation[7]~0                                                                                                                                                                                    ; LABCELL_X23_Y69_N21         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_chip_width[3]~1                                                                                                                                                                                                    ; LABCELL_X22_Y75_N21         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_clock_off[5]~0                                                                                                                                                                                                     ; LABCELL_X19_Y70_N21         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_col_width[4]~2                                                                                                                                                                                                     ; LABCELL_X22_Y70_N15         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_data_binary_representation[15]~1                                                                                                                                                                                   ; LABCELL_X22_Y70_N36         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_data_binary_representation[23]~2                                                                                                                                                                                   ; LABCELL_X19_Y71_N27         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_data_binary_representation[31]~3                                                                                                                                                                                   ; LABCELL_X15_Y68_N3          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_data_binary_representation[7]~0                                                                                                                                                                                    ; LABCELL_X22_Y70_N6          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_row_width[7]~1                                                                                                                                                                                                     ; LABCELL_X22_Y69_N3          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_self_rfsh~0                                                                                                                                                                                                        ; LABCELL_X22_Y70_N30         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_starve_limit[0]~0                                                                                                                                                                                                  ; LABCELL_X19_Y71_N45         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tcl[3]~0                                                                                                                                                                                                           ; LABCELL_X19_Y71_N3          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tfaw[5]~0                                                                                                                                                                                                          ; LABCELL_X19_Y70_N3          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tmrd[3]~0                                                                                                                                                                                                          ; LABCELL_X19_Y71_N15         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_tras[7]~0                                                                                                                                                                                                          ; LABCELL_X19_Y71_N30         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trc[7]~0                                                                                                                                                                                                           ; LABCELL_X15_Y68_N24         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trcd[0]~0                                                                                                                                                                                                          ; LABCELL_X16_Y69_N15         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trefi[15]~0                                                                                                                                                                                                        ; LABCELL_X19_Y70_N6          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trefi[7]~1                                                                                                                                                                                                         ; LABCELL_X19_Y71_N0          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trfc[7]~0                                                                                                                                                                                                          ; LABCELL_X19_Y71_N33         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_trfc[8]~1                                                                                                                                                                                                          ; LABCELL_X19_Y71_N21         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twr[3]~1                                                                                                                                                                                                           ; LABCELL_X22_Y69_N27         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twr[4]~0                                                                                                                                                                                                           ; LABCELL_X16_Y72_N48         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|csr_twtr[3]~0                                                                                                                                                                                                          ; LABCELL_X19_Y71_N51         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_rdata[31]~11                                                                                                                                                                                                       ; LABCELL_X21_Y69_N39         ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_csr:register_control_inst|int_read_req                                                                                                                                                                                                           ; FF_X18_Y67_N32              ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[4]~2                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y62_N51         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~0                                                                                                                                                                                                                                                                                ; LABCELL_X15_Y60_N36         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y58_N15         ; 21      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~1                                                                                                                                                                                                                                                                               ; LABCELL_X15_Y60_N51         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~0                                                                                                                                                                                                                                                                                ; LABCELL_X15_Y60_N42         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y59_N42         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]~3                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y59_N54        ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y59_N9          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                             ; FF_X16_Y60_N53              ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                        ; FF_X16_Y59_N29              ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                                                                   ; MLABCELL_X13_Y60_N0         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~2                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y63_N18         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~0                                                                                                                                                                                                                                                                             ; MLABCELL_X13_Y60_N39        ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y60_N24         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~1                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y63_N57         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                               ; MLABCELL_X13_Y56_N0         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                                                                                                                                        ; FF_X13_Y56_N53              ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y56_N9          ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y57_N48         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X15_Y58_N48         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                            ; FF_X2_Y13_N44               ; 21      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                          ; LABCELL_X2_Y10_N9           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                               ; LABCELL_X2_Y13_N30          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                 ; MLABCELL_X3_Y10_N48         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                  ; LABCELL_X11_Y56_N39         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                           ; LABCELL_X4_Y5_N6            ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                           ; MLABCELL_X8_Y2_N33          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                ; LABCELL_X2_Y7_N0            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                    ; FF_X7_Y1_N47                ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~1                                                                                                                                                                             ; MLABCELL_X6_Y3_N45          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                ; LABCELL_X7_Y2_N48           ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                 ; FF_X7_Y2_N26                ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                     ; LABCELL_X2_Y5_N30           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                     ; MLABCELL_X3_Y2_N51          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                                   ; LABCELL_X2_Y5_N6            ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                       ; MLABCELL_X8_Y2_N0           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                        ; LABCELL_X2_Y5_N24           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                                      ; LABCELL_X7_Y2_N45           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                          ; MLABCELL_X8_Y2_N18          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                         ; MLABCELL_X6_Y3_N42          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                         ; MLABCELL_X6_Y2_N42          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                             ; FF_X2_Y3_N26                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                         ; MLABCELL_X8_Y2_N42          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                             ; MLABCELL_X6_Y5_N36          ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                             ; LABCELL_X4_Y5_N9            ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                          ; LABCELL_X1_Y3_N21           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                                    ; LABCELL_X4_Y3_N36           ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                                                       ; MLABCELL_X6_Y2_N9           ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                                      ; LABCELL_X1_Y1_N21           ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                                                           ; MLABCELL_X6_Y3_N36          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                           ; MLABCELL_X6_Y3_N54          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                         ; LABCELL_X7_Y2_N57           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                              ; LABCELL_X4_Y3_N42           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                             ; FF_X2_Y5_N23                ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|in_ready~3                                                                                                                                                                                                                                                                                                            ; LABCELL_X2_Y48_N15          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                          ; FF_X15_Y59_N47              ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X18_Y59_N27        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X18_Y59_N51        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; FF_X2_Y50_N26               ; 232     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y67_N15         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                         ; MLABCELL_X18_Y71_N3         ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y67_N57         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X18_Y67_N27        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y67_N51         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y67_N54         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                   ; MLABCELL_X18_Y67_N51        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                          ; MLABCELL_X18_Y66_N0         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y66_N57         ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y68_N27         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X18_Y68_N57        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y68_N3          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y68_N21         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                                                                   ; MLABCELL_X18_Y68_N33        ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                ; LABCELL_X19_Y61_N42         ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                ; MLABCELL_X18_Y66_N6         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                ; LABCELL_X16_Y67_N3          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                    ; LABCELL_X19_Y62_N42         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:if_csr_m0_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                                                          ; LABCELL_X19_Y61_N0          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:if_csr_m0_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                                       ; MLABCELL_X18_Y62_N9         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                                                                                                                                          ; CLKPHASESELECT_X52_Y101_N4  ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                                         ; PSEUDODIFFOUT_X53_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_addr_cmd_pads:uaddr_cmd_pads|ddr3_pwr_side_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                                          ; PSEUDODIFFOUT_X53_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X29_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X29_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X28_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X28_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X28_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X28_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X28_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X28_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X28_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X30_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X28_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X30_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X32_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X32_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X32_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X28_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X35_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X35_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X33_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X33_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X33_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X33_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X33_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X33_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X33_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X33_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X36_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X36_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X38_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X38_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X33_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X35_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X48_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X48_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X45_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X45_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X45_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X45_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X45_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X45_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X50_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X51_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X51_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X50_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X45_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X45_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X45_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X48_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X41_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X41_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X39_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X39_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X39_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X39_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X39_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X39_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X42_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X42_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X39_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X39_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X44_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X39_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X41_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X44_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X23_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X23_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X22_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X22_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X22_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X22_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X22_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X22_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X25_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X25_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X22_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X22_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X26_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X26_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X22_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X25_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X17_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X17_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X16_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X16_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X16_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X16_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X16_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X16_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X19_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X19_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X16_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X16_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X20_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X20_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X19_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X20_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X11_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X11_Y101_N3   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X10_Y101_N5  ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X10_Y101_N14     ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X10_Y101_N1  ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X10_Y101_N19     ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X10_Y101_N7         ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X10_Y101_N6  ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X13_Y101_N24     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X10_Y101_N81     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X13_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X13_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X14_Y101_N7      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X11_Y101_N41     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X10_Y101_N47     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X10_Y101_N64     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe                                                                                                                                                                                  ; PSEUDODIFFOUT_X3_Y101_N3    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                              ; PSEUDODIFFOUT_X3_Y101_N3    ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                         ; CLKPHASESELECT_X2_Y101_N5   ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_enable_int                                                                                                                                                                           ; DELAYCHAIN_X2_Y101_N14      ; 2       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                        ; CLKPHASESELECT_X2_Y101_N1   ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                ; DELAYCHAIN_X2_Y101_N19      ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                ; DDIOOUT_X2_Y101_N7          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                             ; CLKPHASESELECT_X2_Y101_N6   ; 41      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X2_Y101_N64      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X2_Y101_N81      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X4_Y101_N24      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X4_Y101_N7       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X5_Y101_N7       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X4_Y101_N41      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X5_Y101_N24      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                  ; DELAYCHAIN_X3_Y101_N41      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|Selector9~0                                                                                                                                                                                                                                                                                         ; LABCELL_X21_Y67_N27         ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                    ; MLABCELL_X3_Y1_N54          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                               ; MLABCELL_X3_Y1_N42          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|int_read_req                                                                                                                                                                                                                                                                                        ; FF_X19_Y68_N56              ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[14]                                                                                                                                                                                                                                               ; FF_X25_Y100_N26             ; 24      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                                                                                                    ; FF_X31_Y87_N26              ; 55      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                                                                                                    ; FF_X31_Y87_N53              ; 306     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                                                                                     ; FF_X24_Y84_N50              ; 40      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                                                                                                              ; FF_X22_Y80_N17              ; 3284    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                                                                                    ; FF_X24_Y84_N38              ; 394     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                                                                                                    ; FF_X25_Y81_N41              ; 46      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y86_N3          ; 78      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X58_Y72_N2    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X58_Y72_N2    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                          ; PLLDLLOUTPUT_X58_Y82_N2     ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                         ; PLLLVDSOUTPUT_X58_Y73_N2    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X58_Y78_N1 ; 39      ; Clock                                 ; yes    ; Regional Clock       ; RCLK9            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X58_Y72_N1 ; 7307    ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X58_Y75_N1 ; 1934    ; Clock                                 ; yes    ; Regional Clock       ; RCLK0            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X58_Y66_N1 ; 594     ; Clock                                 ; yes    ; Regional Clock       ; RCLK8            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_hr_clk                                                                                                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X58_Y80_N1 ; 393     ; Clock                                 ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X58_Y76_N0    ; 5       ; Async. load                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                               ; FF_X35_Y68_N14              ; 52      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                        ; MLABCELL_X38_Y67_N9         ; 69      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                            ; FF_X35_Y66_N41              ; 63      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_src1[25]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y66_N24         ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                               ; FF_X35_Y68_N32              ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y66_N15         ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                     ; MLABCELL_X38_Y67_N3         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y67_N15         ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y68_N9          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y66_N51         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y66_N57         ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                        ; FF_X33_Y66_N26              ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y67_N51         ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                               ; FF_X35_Y68_N2               ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                   ; FF_X35_Y68_N8               ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X44_Y67_N42         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y68_N0          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y68_N51         ; 20      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y68_N18         ; 16      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                     ; FF_X37_Y70_N1               ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X25_Y84_N53              ; 1866    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X31_Y68_N33         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; LABCELL_X33_Y70_N33         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y78_N48         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y70_N36         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X33_Y76_N27         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; LABCELL_X35_Y78_N0          ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X33_Y76_N54         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                                                 ; LABCELL_X33_Y73_N51         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_agent|m0_read~0                                                                                                                                                                                                                                                  ; LABCELL_X35_Y76_N24         ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|ddr3_pwr_side_s0_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                ; LABCELL_X35_Y76_N18         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[23]~0                                                                                                                                                                                                                                                                             ; LABCELL_X39_Y85_N57         ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X30_Y88_N53              ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X35_Y85_N18         ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LABCELL_X25_Y86_N51         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|group_mode~0                                                                                                                                                                                                                                                        ; LABCELL_X35_Y85_N48         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated|decode_7da:wr_decode|eq_node[0]~1                                                                                                                         ; LABCELL_X25_Y85_N42         ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated|decode_7da:wr_decode|eq_node[1]~0                                                                                                                         ; LABCELL_X25_Y85_N51         ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_ens1:auto_generated|mux_49b:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X30_Y88_N48         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~1                                                                                                                                                                                                                       ; LABCELL_X30_Y84_N48         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][2]~10                                                                                                                                                                                                                      ; LABCELL_X31_Y83_N51         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][2]~19                                                                                                                                                                                                                      ; LABCELL_X30_Y84_N27         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][0]~28                                                                                                                                                                                                                      ; LABCELL_X30_Y83_N12         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][7]~0                                                                                                                                                                                                                ; LABCELL_X30_Y84_N51         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][7]~1                                                                                                                                                                                                                ; LABCELL_X30_Y84_N30         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][7]~2                                                                                                                                                                                                                ; LABCELL_X30_Y84_N24         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][0]~3                                                                                                                                                                                                                ; LABCELL_X30_Y84_N45         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                                                              ; LABCELL_X30_Y83_N24         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                                                              ; LABCELL_X30_Y83_N18         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                                                              ; LABCELL_X27_Y83_N27         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                                                              ; LABCELL_X27_Y83_N45         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X39_Y90_N21         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X37_Y90_N18         ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~1                                                                                                                                                                                                          ; LABCELL_X39_Y88_N39         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~1                                                                                                                                                                                                          ; LABCELL_X39_Y88_N51         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|dm_lfsr_r                                                                                                                                                                                                                  ; FF_X31_Y88_N50              ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X22_Y80_N15         ; 403     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X30_Y88_N15         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X30_Y88_N12         ; 85      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector13~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y74_N12         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y74_N15         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y74_N42         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; FF_X7_Y89_N5                ; 632     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[1]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y86_N27         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y85_N18         ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][0]~5                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y74_N45         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~6                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y75_N30         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y75_N54         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][1]~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y75_N39         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[4][0]~7                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y74_N24         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; FF_X35_Y74_N35              ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_phy_curr.STATE_PHY_DONE                                                                                                                                                                                                                                                                                                    ; FF_X33_Y86_N17              ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X35_Y98_N33         ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y77_N30         ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~2                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X29_Y78_N48        ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X29_Y78_N51        ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y79_N0          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~6                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y79_N48         ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~7                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y79_N51         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~8                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y79_N3          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~9                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y79_N18         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y76_N57         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X41_Y79_N0          ; 192     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always9~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X41_Y79_N3          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y75_N39         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][0]~71                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y78_N6          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][9]~62                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y79_N36         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~8                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y78_N24         ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]~53                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y79_N54         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[4][12]~17                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y78_N0          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[5][11]~35                                                                                                                                                                                                                                                                                                         ; LABCELL_X30_Y79_N42         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[6][6]~26                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y78_N18         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[7][7]~44                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y79_N24         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_data[0]~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y82_N45         ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dm_ena[3]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y94_N3          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[21]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y98_N3          ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[7][16]~50                                                                                                                                                                                                                                                                                                     ; LABCELL_X44_Y79_N0          ; 192     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~11                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y79_N36         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~13                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y79_N6          ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~15                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y79_N15         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~17                                                                                                                                                                                                                                                                                                            ; LABCELL_X41_Y79_N54         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~3                                                                                                                                                                                                                                                                                                             ; LABCELL_X41_Y79_N27         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~5                                                                                                                                                                                                                                                                                                             ; LABCELL_X41_Y79_N42         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~7                                                                                                                                                                                                                                                                                                             ; LABCELL_X41_Y79_N51         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~9                                                                                                                                                                                                                                                                                                             ; LABCELL_X41_Y79_N18         ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[7]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y82_N33         ; 37      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_io_ena[7]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X35_Y98_N0          ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[24]~4                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y82_N3          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_parallel_r                                                                                                                                                                                                                                                                                                                   ; FF_X31_Y92_N29              ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated|decode_7ea:wr_decode|eq_node[0]~1                                                                                                                                                                                       ; LABCELL_X33_Y76_N0          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated|decode_7ea:wr_decode|eq_node[1]~0                                                                                                                                                                                       ; LABCELL_X33_Y76_N51         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X53_Y73_N57        ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X53_Y73_N48        ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr24                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y73_N18         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr24~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X37_Y71_N36         ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y72_N21         ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y71_N9          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X29_Y71_N48        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_IDLE                                                                                                                                                                                                                                                                                                     ; FF_X37_Y71_N8               ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                                                                                                                   ; FF_X31_Y73_N59              ; 45      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                                                                                                                 ; FF_X31_Y73_N35              ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                                                                                                                 ; FF_X56_Y71_N29              ; 41      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y74_N48        ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[23]~1                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y74_N42        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[31]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y73_N27         ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay_result[28]~17                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y73_N27         ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[5]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y71_N57         ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[24]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y72_N0          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[31]~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y73_N12         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[28]~4                                                                                                                                                                                                                                                                                                               ; LABCELL_X44_Y75_N36         ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[2]~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X53_Y70_N45        ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~27                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y72_N15         ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X39_Y72_N3          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~39                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y72_N6          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~40                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y71_N3         ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~41                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y72_N36         ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~44                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y72_N0          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~47                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y72_N39        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~49                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y72_N6          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~51                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y72_N18        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~52                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y72_N12         ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~53                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y72_N51         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~54                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X38_Y72_N36        ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~56                                                                                                                                                                                                                                                                                                                      ; LABCELL_X39_Y72_N30         ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~57                                                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y70_N42         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6                                                                                                                                                                                                                                                                                                                       ; LABCELL_X39_Y72_N18         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~9                                                                                                                                                                                                                                                                                                                       ; LABCELL_X39_Y72_N51         ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reset_jumplogic_done~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y72_N45         ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y73_N45         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y71_N45         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[7]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y72_N24         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[29]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y71_N6          ; 24      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                             ; FF_X3_Y4_N47                ; 28      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~4                                                                                                                                ; LABCELL_X4_Y4_N21           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                  ; LABCELL_X4_Y4_N0            ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                                                     ; MLABCELL_X6_Y5_N48          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                                                                     ; LABCELL_X1_Y4_N24           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                                                                     ; MLABCELL_X3_Y4_N36          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                                                                       ; MLABCELL_X3_Y4_N48          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~1                                                                                                                        ; LABCELL_X4_Y4_N33           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                          ; LABCELL_X4_Y4_N42           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                                                ; LABCELL_X2_Y2_N21           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2                                                                                                                              ; MLABCELL_X3_Y4_N9           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                              ; MLABCELL_X3_Y4_N6           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                ; LABCELL_X4_Y4_N24           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                           ; LABCELL_X4_Y4_N27           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                  ; FF_X2_Y2_N2                 ; 16      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                        ; LABCELL_X2_Y2_N0            ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                 ; FF_X1_Y4_N56                ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                  ; FF_X1_Y4_N44                ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                           ; LABCELL_X1_Y4_N9            ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                 ; FF_X8_Y3_N14                ; 87      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                               ; MLABCELL_X3_Y4_N42          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                            ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; OSC_50                                                                                                          ; PIN_AL5                     ; 46      ; Global Clock         ; GCLK11           ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk ; PLLOUTPUTCOUNTER_X58_Y78_N1 ; 39      ; Regional Clock       ; RCLK9            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_afi_clk      ; PLLOUTPUTCOUNTER_X58_Y72_N1 ; 7307    ; Global Clock         ; GCLK15           ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk      ; PLLOUTPUTCOUNTER_X58_Y75_N1 ; 1934    ; Regional Clock       ; RCLK0            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk   ; PLLOUTPUTCOUNTER_X58_Y66_N1 ; 594     ; Regional Clock       ; RCLK8            ; --                        ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_hr_clk       ; PLLOUTPUTCOUNTER_X58_Y80_N1 ; 393     ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_reset:ureset|ddr3_pwr_side_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15] ; 3284    ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                         ; 1866    ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                         ; 632     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_prr1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 513          ; 128          ; 513          ; yes                    ; no                      ; yes                    ; yes                     ; 65664  ; 128                         ; 512                         ; 128                         ; 512                         ; 65536               ; 13          ; 0     ; None                               ; M10K_X17_Y96_N0, M10K_X17_Y98_N0, M10K_X26_Y94_N0, M10K_X26_Y95_N0, M10K_X26_Y96_N0, M10K_X17_Y97_N0, M10K_X17_Y95_N0, M10K_X5_Y93_N0, M10K_X26_Y92_N0, M10K_X26_Y93_N0, M10K_X17_Y92_N0, M10K_X17_Y93_N0, M10K_X17_Y99_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_29a1:auto_generated|a_dpfifo_bk91:dpfifo|altsyncram_l9n1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 10           ; 32           ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 320    ; 32                          ; 2                           ; 32                          ; 2                           ; 64                  ; 1           ; 0     ; None                               ; M10K_X17_Y84_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_a9a1:auto_generated|a_dpfifo_jk91:dpfifo|altsyncram_5an1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 45           ; 32           ; 45           ; yes                    ; no                      ; yes                    ; yes                     ; 1440   ; 32                          ; 7                           ; 32                          ; 7                           ; 224                 ; 1           ; 0     ; None                               ; M10K_X5_Y89_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None                               ; M10K_X5_Y91_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None                               ; M10K_X17_Y94_N0, M10K_X26_Y90_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 6                           ; 64                          ; 6                           ; 384                 ; 1           ; 0     ; None                               ; M10K_X5_Y91_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                               ; M10K_X17_Y94_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_urq1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None                               ; M10K_X5_Y91_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 56                          ; 64                          ; 56                          ; 3584                ; 3           ; 0     ; None                               ; M10K_X17_Y91_N0, M10K_X17_Y88_N0, M10K_X17_Y94_N0                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None                               ; M10K_X17_Y87_N0, M10K_X17_Y91_N0                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[4].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 3           ; 0     ; None                               ; M10K_X17_Y89_N0, M10K_X17_Y90_N0, M10K_X17_Y87_N0                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[5].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0     ; None                               ; M10K_X5_Y92_N0, M10K_X17_Y89_N0                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[6].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 48                          ; 64                          ; 48                          ; 3072                ; 2           ; 0     ; None                               ; M10K_X5_Y91_N0, M10K_X26_Y91_N0                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[7].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_2vq1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0     ; None                               ; M10K_X5_Y91_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ipm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                               ; M10K_X17_Y56_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:c0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_2pm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                               ; M10K_X17_Y67_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:p0_csr_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_0pm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 31           ; 8            ; 31           ; yes                    ; no                      ; yes                    ; yes                     ; 248    ; 8                           ; 31                          ; 8                           ; 31                          ; 248                 ; 1           ; 0     ; None                               ; M10K_X17_Y66_N0                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_oki1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                               ; M10K_X26_Y66_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_oki1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                               ; M10K_X26_Y67_N0                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_8mj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 3584         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 114688 ; 3584                        ; 32                          ; --                          ; --                          ; 114688              ; 16          ; 0     ; ddr3_pwr_side_s0_sequencer_mem.hex ; M10K_X36_Y67_N0, M10K_X36_Y72_N0, M10K_X40_Y71_N0, M10K_X45_Y70_N0, M10K_X40_Y65_N0, M10K_X26_Y68_N0, M10K_X40_Y67_N0, M10K_X40_Y66_N0, M10K_X36_Y68_N0, M10K_X36_Y69_N0, M10K_X36_Y71_N0, M10K_X40_Y72_N0, M10K_X40_Y70_N0, M10K_X40_Y68_N0, M10K_X36_Y70_N0, M10K_X40_Y69_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_fgu1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280   ; 40                          ; 31                          ; 40                          ; 31                          ; 1240                ; 0           ; 4     ; ddr3_pwr_side_s0_AC_ROM.hex        ; LAB_X29_Y83_N0, LAB_X38_Y83_N0, LAB_X38_Y82_N0, LAB_X38_Y85_N0                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_4er1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 64           ; 4            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 256    ; 4                           ; 64                          ; 4                           ; 64                          ; 256                 ; 0           ; 4     ; None                               ; LAB_X38_Y87_N0, LAB_X38_Y86_N0, LAB_X38_Y84_N0, LAB_X49_Y86_N0                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_ens1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560   ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 4     ; ddr3_pwr_side_s0_inst_ROM.hex      ; LAB_X29_Y88_N0, LAB_X29_Y89_N0, LAB_X29_Y85_N0, LAB_X29_Y84_N0                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_aer1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288    ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 1     ; None                               ; LAB_X38_Y88_N0                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_e2v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None                               ; LAB_X38_Y76_N0, LAB_X38_Y73_N0                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_msr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 2     ; None                               ; LAB_X29_Y73_N0, LAB_X29_Y74_N0                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 24,910 / 690,904 ( 4 % )  ;
; C12 interconnects            ; 597 / 28,736 ( 2 % )      ;
; C2 interconnects             ; 9,415 / 278,344 ( 3 % )   ;
; C4 interconnects             ; 5,577 / 129,520 ( 4 % )   ;
; DQS bus muxes                ; 8 / 34 ( 24 % )           ;
; DQS-18 I/O buses             ; 0 / 16 ( 0 % )            ;
; DQS-36 I/O buses             ; 0 / 4 ( 0 % )             ;
; DQS-9 I/O buses              ; 8 / 34 ( 24 % )           ;
; Direct links                 ; 2,271 / 690,904 ( < 1 % ) ;
; Global clocks                ; 3 / 16 ( 19 % )           ;
; Horizontal periphery clocks  ; 0 / 192 ( 0 % )           ;
; Local interconnects          ; 5,519 / 183,360 ( 3 % )   ;
; Quadrant clocks              ; 3 / 88 ( 3 % )            ;
; R14 interconnects            ; 867 / 28,588 ( 3 % )      ;
; R14/C12 interconnect drivers ; 1,334 / 49,608 ( 3 % )    ;
; R3 interconnects             ; 10,966 / 308,256 ( 4 % )  ;
; R6 interconnects             ; 16,048 / 582,400 ( 3 % )  ;
; Spine clocks                 ; 25 / 480 ( 5 % )          ;
; Vertical periphery clocks    ; 0 / 544 ( 0 % )           ;
; Wire stub REs                ; 0 / 37,866 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules              ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass             ; 126          ; 24           ; 126          ; 0            ; 65           ; 130       ; 126          ; 0            ; 130       ; 130       ; 24           ; 98           ; 0            ; 0            ; 0            ; 24           ; 98           ; 0            ; 0            ; 0            ; 0            ; 98           ; 122          ; 0            ; 0            ; 0            ; 0            ; 28           ;
; Total Unchecked        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable     ; 4            ; 106          ; 4            ; 130          ; 65           ; 0         ; 4            ; 130          ; 0         ; 0         ; 106          ; 32           ; 130          ; 130          ; 130          ; 106          ; 32           ; 130          ; 130          ; 130          ; 130          ; 32           ; 8            ; 130          ; 130          ; 130          ; 130          ; 102          ;
; Total Fail             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DDR3_PWR_SIDE_DM[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DM[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_CK[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_CK_n[0]  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_A[0]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[1]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[2]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[3]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[4]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[5]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[6]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[7]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[8]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[9]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[10]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[11]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[12]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_A[13]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_BA[0]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_BA[1]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_BA[2]    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_CAS_n[0] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_CKE[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_CS_n[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_ODT[0]   ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_RAS_n[0] ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_RESET_n  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_WE_n[0]  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[8]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[9]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[10]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[11]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[12]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[13]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[14]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[15]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[16]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[17]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[18]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[19]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[20]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[21]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[22]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[23]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[24]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[25]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[26]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[27]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[28]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[29]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[30]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[31]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[32]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[33]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[34]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[35]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[36]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[37]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[38]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[39]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[40]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[41]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[42]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[43]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[44]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[45]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[46]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[47]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[48]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[49]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[50]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[51]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[52]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[53]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[54]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[55]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[56]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[57]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[58]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[59]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[60]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[61]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[62]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQ[63]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_SIDE_DQS[0]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[1]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[2]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[3]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[4]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[5]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[6]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS[7]   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[4] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[5] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[6] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_SIDE_DQS_n[7] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_PWR_RZQ           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BUTTON                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_PWR_refclk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.15 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                           ; Destination Clock(s)                                                      ; Delay Added in ns ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk ; 189.4             ;
; altera_reserved_tck                                                       ; altera_reserved_tck                                                       ; 187.0             ;
; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk ; 173.1             ;
; I/O                                                                       ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk ; 142.3             ;
; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk ; 107.5             ;
; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk ; ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk ; 36.3              ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                 ; Destination Register                                                                                                                                                                                                                                                                                                                                                                            ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][15]                                                                                                                                                             ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO                                                                                               ; 1.099             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][7]                                                                                                                                                              ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0                                                                                              ; 1.081             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:vfifo_inc_qr_to_hr|dataout_r[0][7]                                                                                                                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr~DFFHI0                                                                                    ; 0.904             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                                                               ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                       ; 0.862             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][14]                                                                                                                                                             ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO                                                                                               ; 0.844             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][6]                                                                                                                                                              ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0                                                                                              ; 0.841             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][15]                                                                                                                                                              ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oe~DFFLO                                                                                                ; 0.838             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                                                           ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                                                        ; 0.820             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                       ; 0.806             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                       ; 0.791             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                                                                                       ; 0.789             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                             ; 0.786             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; 0.785             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][9]                                                                                                                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO                                                                                ; 0.785             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                  ; 0.782             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][1]                                                                                                                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0                                                                               ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                      ; 0.779             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                            ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                  ; 0.777             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; 0.771             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                            ; 0.763             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                  ; 0.763             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:rdata_en_qr_to_hr|dataout_r[0][0]                                                                                                                                                             ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_vfifo_qvld~DFFLO                                                                                           ; 0.760             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                            ; 0.755             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                                          ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; 0.751             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                    ; 0.749             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; 0.748             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                                                  ; 0.745             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                                   ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                    ; 0.744             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                  ; 0.743             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                  ; 0.742             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]                                                           ; 0.742             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                           ; 0.742             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                           ; 0.739             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                              ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                    ; 0.739             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                      ; 0.739             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                  ; 0.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                           ; 0.737             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][10]                                                                                                                                                           ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO                                                                                ; 0.728             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                            ; 0.720             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][2]                                                                                                                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFHI0                                                                               ; 0.718             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                            ; 0.715             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                           ; 0.710             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                            ; 0.708             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                            ; 0.707             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][5]                                                                                                                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe~DFFHI0                                                                               ; 0.705             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                                          ; 0.705             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                     ; 0.705             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                     ; 0.705             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                     ; 0.704             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                     ; 0.704             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                           ; 0.704             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                    ; 0.703             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                                                                  ; 0.699             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                     ; 0.699             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; 0.698             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                             ; 0.698             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                     ; 0.698             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]                                                           ; 0.698             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                       ; 0.697             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                                                     ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                                                     ; 0.697             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3] ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_phy_csr:phy_csr_inst|ddr3_pwr_side_p0_iss_probe:pll_probe|altsource_probe:iss_probe_inst|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2] ; 0.693             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                                    ; 0.689             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                             ; 0.687             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                  ; 0.682             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                             ; 0.682             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                  ; 0.682             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                  ; 0.681             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                             ; 0.681             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                                                                  ; 0.676             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; 0.676             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; 0.675             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                  ; 0.674             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                  ; 0.673             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                                    ; 0.673             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                                      ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                                    ; 0.673             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][13]                                                                                                                                                             ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFLO                                                                                               ; 0.672             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:oct_ena_qr_to_hr|dataout_r[0][5]                                                                                                                                                              ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oct~DFFHI0                                                                                              ; 0.671             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; 0.671             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                           ; 0.671             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                            ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                 ; 0.668             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                           ; 0.666             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:dqs_en_qr_to_hr|dataout_r[0][6]                                                                                                                                                               ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|hr_to_fr_os_oe~DFFHI0                                                                                               ; 0.663             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                            ; 0.662             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; 0.657             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                             ; 0.657             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                     ; 0.656             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; 0.655             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                 ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                 ; 0.651             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                             ; 0.646             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                                                           ; 0.644             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                                                                    ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                    ; 0.641             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_simple_ddio_out:wrdata_en_qr_to_hr|dataout_r[0][14]                                                                                                                                                           ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe~DFFLO                                                                                ; 0.627             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                                                                  ; 0.624             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                                                           ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                      ; 0.614             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                                                                  ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[9]                                                                                                                   ; 0.613             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                             ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                            ; 0.608             ;
; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                ; ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_if_csr_m0:if_csr_m0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                                                     ; 0.601             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5AGTFC7H3F35I3 for design "arria_v_golden_pwr_ddr_1333mhz"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 5 clocks (2 global, 3 dual-regional)
    Info (11162): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_afi_clk~CLKENA0 with 9328 fanout uses global clock CLKCTRL_G15
    Info (11162): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_hr_clk~CLKENA0 with 393 fanout uses global clock CLKCTRL_G14
    Info (11162): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 87 fanout uses dual-regional clock CLKCTRL_R9 and CLKCTRL_R17
        Info (11177): Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)
        Info (11561): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_addr_cmd_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk~CLKENA0 with 584 fanout uses dual-regional clock CLKCTRL_R8 and CLKCTRL_R12
        Info (11177): Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)
        Info (11561): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk~CLKENA0 with 1884 fanout uses dual-regional clock CLKCTRL_R0 and CLKCTRL_R10
        Info (11177): Node drives Regional Clock Regions 0 and 1 from (0, 51) to (132, 101)
        Info (11561): ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): OSC_50~inputCLKENA0 with 37 fanout uses global clock CLKCTRL_G11
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~FRACTIONAL_PLL|refclkin} -divide_by 3 -multiply_by 10 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 2 -phase 225.00 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll7~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 32 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 8 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER|vco0ph[0]} -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk}
    Info (332110): create_generated_clock -source {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|vco0ph[0]} -phase 270.00 -duty_cycle 50.00 -name {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk} {ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ddr3_pwr_side/ddr3_pwr_side/ddr3_pwr_side_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_pwr_side_inst|ddr3_pwr_side_inst|p0|umemphy|uio_pads|dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): From: ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~FRACTIONAL_PLL|refclkin  to: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_pll0:pll0|pll1~FRACTIONAL_PLLFBCLKID
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_CK[0] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_CK[0] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_CK[0] (Rise) has uncertainty 0.076 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[0]_IN (Rise) to DDR3_PWR_SIDE_DQS[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[0]_IN (Rise) to DDR3_PWR_SIDE_DQS[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[1]_IN (Rise) to DDR3_PWR_SIDE_DQS[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[1]_IN (Rise) to DDR3_PWR_SIDE_DQS[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[2]_IN (Rise) to DDR3_PWR_SIDE_DQS[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[2]_IN (Rise) to DDR3_PWR_SIDE_DQS[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[3]_IN (Rise) to DDR3_PWR_SIDE_DQS[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[3]_IN (Rise) to DDR3_PWR_SIDE_DQS[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[4]_IN (Rise) to DDR3_PWR_SIDE_DQS[4]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[4]_IN (Rise) to DDR3_PWR_SIDE_DQS[4]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[5]_IN (Rise) to DDR3_PWR_SIDE_DQS[5]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[5]_IN (Rise) to DDR3_PWR_SIDE_DQS[5]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[6]_IN (Rise) to DDR3_PWR_SIDE_DQS[6]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[6]_IN (Rise) to DDR3_PWR_SIDE_DQS[6]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[7]_IN (Rise) to DDR3_PWR_SIDE_DQS[7]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from DDR3_PWR_SIDE_DQS[7]_IN (Rise) to DDR3_PWR_SIDE_DQS[7]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.050
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[4]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[5]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[6]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Rise) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock (Fall) to DDR3_PWR_SIDE_DQS[7]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.070
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[4]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[5]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[6]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Rise) to DDR3_PWR_SIDE_DQS_n[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Setup clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
    Info (332172): Hold clock transfer from ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk (Fall) to DDR3_PWR_SIDE_DQS_n[7]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.090
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 38 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    5.000 DDR3_PWR_refclk
    Info (332111):    1.500 DDR3_PWR_SIDE_CK[0]
    Info (332111):    1.500 DDR3_PWR_SIDE_CK_n[0]
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[0]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[0]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[1]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[1]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[2]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[2]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[3]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[3]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[4]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[4]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[5]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[5]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[6]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[6]_OUT
    Info (332111):    1.499 DDR3_PWR_SIDE_DQS[7]_IN
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS[7]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[0]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[1]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[2]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[3]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[4]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[5]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[6]_OUT
    Info (332111):    1.500 DDR3_PWR_SIDE_DQS_n[7]_OUT
    Info (332111):    1.500 ddr3_pwr_side_inst|ddr3_pwr_side_inst|ddr3_pwr_side_p0_sampling_clock
    Info (332111):    1.500 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~FRACTIONAL_PLL|vcoph[0]
    Info (332111):    6.000 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll1~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.500 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    1.500 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll3~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.000 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll4~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   12.000 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll6~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   48.000 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll7~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    3.000 ddr3_pwr_side_inst|ddr3_pwr_side_inst|pll0|pll8~PLL_OUTPUT_COUNTER|divclk
    Info (332111):   20.000       OSC_50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 583 registers into blocks of type Block RAM
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:01
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:43
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X12_Y90 to location X23_Y101
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:29
Info (11888): Total time spent on timing analysis during the Fitter is 36.73 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:26
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[8] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[0] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[1] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[2] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[3] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[4] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[5] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[6] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[7] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[9] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[10] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[11] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[12] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[13] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[14] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[15] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[16] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[17] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[18] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[19] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[20] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[21] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[22] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[23] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[24] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[25] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[26] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[27] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[28] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[29] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[30] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[31] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[32] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[33] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[34] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[35] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[36] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[37] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[38] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[39] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[40] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[41] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[42] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[43] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[44] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[45] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[46] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[47] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[48] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[49] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[50] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[51] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[52] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[53] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[54] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[55] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[56] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[57] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[58] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[59] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[60] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[61] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[62] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQ[63] uses the SSTL-15 Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 39
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[4] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[5] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[6] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS[7] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 40
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[4] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[5].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[5] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[6].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[6] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_pwr_side:ddr3_pwr_side_inst|ddr3_pwr_side_0002:ddr3_pwr_side_inst|ddr3_pwr_side_p0:p0|ddr3_pwr_side_p0_memphy:umemphy|ddr3_pwr_side_p0_new_io_pads:uio_pads|ddr3_pwr_side_p0_altdqdqs:dq_ddio[7].ubidir_dq_dqs|altdq_dqs2_acv_arriav_quarter_rate_mode:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_PWR_SIDE_DQS_n[7] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/src/top.v Line: 41
Info (144001): Generated suppressed messages file C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/output_files/arria_v_golden_pwr_ddr_1333mhz.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 8773 megabytes
    Info: Processing ended: Sun Jul 05 16:38:32 2020
    Info: Elapsed time: 00:04:31
    Info: Total CPU time (on all processors): 00:13:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/briansuneZ/Desktop/AirraV_Prj/arria_v_ddr3_all/arria_v_golden_pwr_ddr_1333mhz/output_files/arria_v_golden_pwr_ddr_1333mhz.fit.smsg.


