

================================================================
== Vivado HLS Report for 'decimation2'
================================================================
* Date:           Tue Apr 28 18:38:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.480 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25001|    25001| 0.250 ms | 0.250 ms |  25001|  25001|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    25000|    25000|         2|          -|          -|  12500|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %new_ary_V, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:230]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%n_0 = phi i14 [ 0, %0 ], [ %n, %._crit_edge ]"   --->   Operation 6 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%phi_urem = phi i14 [ 0, %0 ], [ %select_ln230, %._crit_edge ]" [demodulation_FM.cpp:230]   --->   Operation 7 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.42ns)   --->   "%icmp_ln230 = icmp eq i14 %n_0, -3884" [demodulation_FM.cpp:230]   --->   Operation 8 'icmp' 'icmp_ln230' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12500, i64 12500, i64 12500)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.46ns)   --->   "%n = add i14 %n_0, 1" [demodulation_FM.cpp:230]   --->   Operation 10 'add' 'n' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln230, label %4, label %2" [demodulation_FM.cpp:230]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i14 %n_0 to i64" [demodulation_FM.cpp:232]   --->   Operation 12 'zext' 'zext_ln232' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ary_V_addr = getelementptr [12500 x i32]* %ary_V, i64 0, i64 %zext_ln232" [demodulation_FM.cpp:232]   --->   Operation 13 'getelementptr' 'ary_V_addr' <Predicate = (!icmp_ln230)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:232]   --->   Operation 14 'load' 'value_V' <Predicate = (!icmp_ln230)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:239]   --->   Operation 15 'ret' <Predicate = (icmp_ln230)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 16 [1/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:232]   --->   Operation 16 'load' 'value_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i14 %phi_urem to i4" [demodulation_FM.cpp:233]   --->   Operation 17 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.08ns)   --->   "%icmp_ln233 = icmp eq i4 %trunc_ln233, 0" [demodulation_FM.cpp:233]   --->   Operation 18 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %3, label %._crit_edge" [demodulation_FM.cpp:233]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (2.81ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %new_ary_V, i32 %value_V)" [demodulation_FM.cpp:236]   --->   Operation 20 'write' <Predicate = (icmp_ln233)> <Delay = 2.81> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.81> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %._crit_edge" [demodulation_FM.cpp:237]   --->   Operation 21 'br' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.46ns)   --->   "%add_ln230_1 = add i14 %phi_urem, 1" [demodulation_FM.cpp:230]   --->   Operation 22 'add' 'add_ln230_1' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "%icmp_ln230_1 = icmp ult i14 %add_ln230_1, 10" [demodulation_FM.cpp:230]   --->   Operation 23 'icmp' 'icmp_ln230_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.88ns)   --->   "%select_ln230 = select i1 %icmp_ln230_1, i14 %add_ln230_1, i14 0" [demodulation_FM.cpp:230]   --->   Operation 24 'select' 'select_ln230' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:230]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ary_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ new_ary_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000]
br_ln230          (br               ) [ 0111]
n_0               (phi              ) [ 0010]
phi_urem          (phi              ) [ 0011]
icmp_ln230        (icmp             ) [ 0011]
empty             (speclooptripcount) [ 0000]
n                 (add              ) [ 0111]
br_ln230          (br               ) [ 0000]
zext_ln232        (zext             ) [ 0000]
ary_V_addr        (getelementptr    ) [ 0001]
ret_ln239         (ret              ) [ 0000]
value_V           (load             ) [ 0000]
trunc_ln233       (trunc            ) [ 0000]
icmp_ln233        (icmp             ) [ 0011]
br_ln233          (br               ) [ 0000]
write_ln236       (write            ) [ 0000]
br_ln237          (br               ) [ 0000]
add_ln230_1       (add              ) [ 0000]
icmp_ln230_1      (icmp             ) [ 0000]
select_ln230      (select           ) [ 0111]
br_ln230          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ary_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ary_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="new_ary_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_ary_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="write_ln236_write_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="32" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln236/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="ary_V_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="14" slack="0"/>
<pin id="41" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ary_V_addr/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="14" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_V/2 "/>
</bind>
</comp>

<comp id="51" class="1005" name="n_0_reg_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="14" slack="1"/>
<pin id="53" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="55" class="1004" name="n_0_phi_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="1"/>
<pin id="57" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="14" slack="0"/>
<pin id="59" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="62" class="1005" name="phi_urem_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="1"/>
<pin id="64" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="phi_urem_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="14" slack="1"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln230_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="13" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="n_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln232_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln233_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="1"/>
<pin id="93" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln233_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln230_1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="1"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln230_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln230_1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln230_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="select_ln230_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="14" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln230/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="n_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="129" class="1005" name="ary_V_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="1"/>
<pin id="131" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ary_V_addr "/>
</bind>
</comp>

<comp id="137" class="1005" name="select_ln230_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="1"/>
<pin id="139" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln230 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="26" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="22" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="44" pin="3"/><net_sink comp="30" pin=2"/></net>

<net id="50"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="61"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="78"><net_src comp="55" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="55" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="55" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="94"><net_src comp="62" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="62" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="101" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="80" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="132"><net_src comp="37" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="140"><net_src comp="113" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: new_ary_V | {3 }
 - Input state : 
	Port: decimation2 : ary_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln230 : 1
		n : 1
		br_ln230 : 2
		zext_ln232 : 1
		ary_V_addr : 2
		value_V : 3
	State 3
		icmp_ln233 : 1
		br_ln233 : 2
		write_ln236 : 1
		icmp_ln230_1 : 1
		select_ln230 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |         n_fu_80         |    0    |    21   |
|          |    add_ln230_1_fu_101   |    0    |    21   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln230_fu_74    |    0    |    13   |
|   icmp   |     icmp_ln233_fu_95    |    0    |    9    |
|          |   icmp_ln230_1_fu_107   |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln230_fu_113   |    0    |    14   |
|----------|-------------------------|---------|---------|
|   write  | write_ln236_write_fu_30 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln232_fu_86    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln233_fu_91    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    91   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| ary_V_addr_reg_129 |   14   |
|     n_0_reg_51     |   14   |
|      n_reg_124     |   14   |
|   phi_urem_reg_62  |   14   |
|select_ln230_reg_137|   14   |
+--------------------+--------+
|        Total       |   70   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_44 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_urem_reg_62 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  2.122  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   70   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   70   |   109  |
+-----------+--------+--------+--------+
