ROM_320x16_S_I.v,verilog,xil_defaultlib,../../../../Plus_Compress_Wave_Out.srcs/sources_1/ip/ROM_320x16_S_I/sim/ROM_320x16_S_I.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
