# âš™ï¸ Using Verilog-A Models of an RC-Tank in Cadence Virtuoso

This guide explains how to integrate and simulate **Verilog-A modules** in **Cadence Virtuoso**, including compiling the model, instantiating it in schematics, and running simulations.

---

## ğŸ› ï¸ 1. Create Verilog-A Model File

Save your Verilog-A code in a file with `.va` extension, for example:

```bash
rc_lowpass.va
```

## ğŸ§± 2. Create a New Cellview for the Model

1. Open Virtuoso Library Manager.
2. Create a new library or choose an existing one.
3. Create a new cellview:
     - Navigate to: File â†’ New â†’ Cell View
     - Set:
         - View Name: veriloga
         - Tool: Verilog-A

4. Paste your Verilog-A code into the editor.
5. Press Check and Save.

## ğŸ”Œ 3. Instantiate in Schematic

1. Open your testbench schematic.
2. Place your symbol in the design.
3. Wire it up like any other component.

![rc](https://github.com/user-attachments/assets/1a3428b0-ba1e-438c-a8c2-b8b102724de8)


## ğŸ§ª 4. Run Simulation in ADE

1. Select the simulation Type
2. Select your simulation type
3. Choose the outputs to plot
4. Press Run to start the simulation

![rc](https://github.com/user-attachments/assets/9cc2cf31-de3a-4131-95e8-0828c6d80c70)


---


Feel free to modify this repository for your own analog design projects. Contributions and improvements are welcome!

