Analysis & Synthesis report for ELEC374Verilog
Tue Feb 21 13:26:32 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Feb 21 13:26:32 2023                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; ELEC374Verilog                                   ;
; Top-level Entity Name              ; reg_32_bits                                      ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; reg_32_bits        ; ELEC374Verilog     ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Feb 21 13:26:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ELEC374Verilog -c ELEC374Verilog
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 0 design units, including 0 entities, in source file t_add_half.v
Info (12021): Found 1 design units, including 1 entities, in source file sub_rca_32.v
    Info (12023): Found entity 1: sub_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file reg_32_bits.v
    Info (12023): Found entity 1: reg_32_bits
Info (12021): Found 1 design units, including 1 entities, in source file rca_32.v
    Info (12023): Found entity 1: Add_rca_32
Info (12021): Found 1 design units, including 1 entities, in source file mux_32_to_1.v
    Info (12023): Found entity 1: mux_32_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_to_1.v
    Info (12023): Found entity 1: mux_2_to_1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MDR
Error (10170): Verilog HDL syntax error at encoder_32_to_5.v(2) near text ";";  expecting ")" File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 2
Error (10170): Verilog HDL syntax error at encoder_32_to_5.v(31) near text ":";  expecting ";" File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 31
Error (10170): Verilog HDL syntax error at encoder_32_to_5.v(33) near text "else";  expecting "end" File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 33
Error (10170): Verilog HDL syntax error at encoder_32_to_5.v(49) near text ":";  expecting ")" File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 49
Error (10170): Verilog HDL syntax error at encoder_32_to_5.v(51) near text "else";  expecting "end" File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 51
Error (10112): Ignored design unit "encoder_32_to_5" at encoder_32_to_5.v(1) due to previous errors File: C:/altera/Verilog Proj 374/encoder_32_to_5.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file encoder_32_to_5.v
Info (12021): Found 1 design units, including 1 entities, in source file encoder_8_3.v
    Info (12023): Found entity 1: encoder_8_3
Warning (10463): Verilog HDL Declaration warning at divider.v(10): "bit" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider
Error (10267): Verilog HDL Module Instantiation error at cpu.v(189): cannot connect instance ports both by order and by name File: C:/altera/Verilog Proj 374/cpu.v Line: 189
Error (10112): Ignored design unit "cpu" at cpu.v(1) due to previous errors File: C:/altera/Verilog Proj 374/cpu.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file cpu.v
Warning (12019): Can't analyze file -- file compare_32_CA.v is missing
Info (12021): Found 0 design units, including 0 entities, in source file cla_32.v
Info (12021): Found 1 design units, including 1 entities, in source file booth_mult_32.v
    Info (12023): Found entity 1: Booth_Mult_32
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb
Warning (10275): Verilog HDL Module Instantiation warning at ALU.v(61): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at ALU.v(69): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at ALU.v(76): ignored dangling comma in List of Port Connections
Warning (10275): Verilog HDL Module Instantiation warning at ALU.v(84): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Error (10228): Verilog HDL error at Add_rca_32.v(1): module "Add_rca_32" cannot be declared more than once File: C:/altera/Verilog Proj 374/Add_rca_32.v Line: 1
Info (10499): HDL info at rca_32.v(3): see declaration for object "Add_rca_32"
Info (12021): Found 0 design units, including 0 entities, in source file add_rca_32.v
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_16.v
    Info (12023): Found entity 1: Add_rca_16
Info (12021): Found 1 design units, including 1 entities, in source file add_rca_4.v
    Info (12023): Found entity 1: Add_rca_4
Info (12021): Found 1 design units, including 1 entities, in source file add_half.v
    Info (12023): Found entity 1: Add_half
Info (12021): Found 1 design units, including 1 entities, in source file add_full.v
    Info (12023): Found entity 1: Add_full
Info (144001): Generated suppressed messages file C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 6 warnings
    Error: Peak virtual memory: 4577 megabytes
    Error: Processing ended: Tue Feb 21 13:26:32 2023
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/Verilog Proj 374/output_files/ELEC374Verilog.map.smsg.


