{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 04 01:18:11 2016 " "Info: Processing started: Sat Jun 04 01:18:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mef -c mef " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mef -c mef" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mef.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mef.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mef-arch " "Info: Found design unit 1: mef-arch" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mef " "Info: Found entity 1: mef" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mef " "Info: Elaborating entity \"mef\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e0 mef.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at mef.vhd(29): object \"e0\" assigned a value but never read" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e1 mef.vhd(29) " "Warning (10036): Verilog HDL or VHDL warning at mef.vhd(29): object \"e1\" assigned a value but never read" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o0 mef.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at mef.vhd(31): used implicit default value for signal \"o0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o1 mef.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at mef.vhd(31): used implicit default value for signal \"o1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "flip_flop_d.vhd 2 1 " "Warning: Using design file flip_flop_d.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_d-arch " "Info: Found design unit 1: flip_flop_d-arch" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/flip_flop_d.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Info: Found entity 1: flip_flop_d" {  } { { "flip_flop_d.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/flip_flop_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_d flip_flop_d:ff0 " "Info: Elaborating entity \"flip_flop_d\" for hierarchy \"flip_flop_d:ff0\"" {  } { { "mef.vhd" "ff0" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "clc VCC " "Warning (13410): Pin \"clc\" is stuck at VCC" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "z GND " "Warning (13410): Pin \"z\" is stuck at GND" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outaux\[0\] GND " "Warning (13410): Pin \"outaux\[0\]\" is stuck at GND" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "outaux\[1\] GND " "Warning (13410): Pin \"outaux\[1\]\" is stuck at GND" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "temp " "Warning (15610): No output dependent on input pin \"temp\"" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S3 " "Warning (15610): No output dependent on input pin \"S3\"" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S7 " "Warning (15610): No output dependent on input pin \"S7\"" {  } { { "mef.vhd" "" { Text "C:/Users/Ana Cuder/Documents/EEA21/Labs/Lab7/mef/mef.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 04 01:18:12 2016 " "Info: Processing ended: Sat Jun 04 01:18:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
