###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126085   # Number of WRITE/WRITEP commands
num_reads_done                 =       857399   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       671537   # Number of read row buffer hits
num_read_cmds                  =       857398   # Number of READ/READP commands
num_writes_done                =       126106   # Number of read requests issued
num_write_row_hits             =        82268   # Number of write row buffer hits
num_act_cmds                   =       230812   # Number of ACT commands
num_pre_cmds                   =       230782   # Number of PRE commands
num_ondemand_pres              =       207753   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9468798   # Cyles of rank active rank.0
rank_active_cycles.1           =      9223105   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       531202   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       776895   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       927192   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15105   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9366   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2665   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1175   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1454   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1533   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1008   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1273   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2148   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20653   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =           80   # Write cmd latency (cycles)
write_latency[40-59]           =           88   # Write cmd latency (cycles)
write_latency[60-79]           =          158   # Write cmd latency (cycles)
write_latency[80-99]           =          353   # Write cmd latency (cycles)
write_latency[100-119]         =          586   # Write cmd latency (cycles)
write_latency[120-139]         =         1204   # Write cmd latency (cycles)
write_latency[140-159]         =         1709   # Write cmd latency (cycles)
write_latency[160-179]         =         2536   # Write cmd latency (cycles)
write_latency[180-199]         =         3199   # Write cmd latency (cycles)
write_latency[200-]            =       116160   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       297766   # Read request latency (cycles)
read_latency[40-59]            =       100947   # Read request latency (cycles)
read_latency[60-79]            =       110875   # Read request latency (cycles)
read_latency[80-99]            =        57581   # Read request latency (cycles)
read_latency[100-119]          =        44212   # Read request latency (cycles)
read_latency[120-139]          =        36259   # Read request latency (cycles)
read_latency[140-159]          =        25762   # Read request latency (cycles)
read_latency[160-179]          =        20631   # Read request latency (cycles)
read_latency[180-199]          =        16873   # Read request latency (cycles)
read_latency[200-]             =       146488   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.29416e+08   # Write energy
read_energy                    =  3.45703e+09   # Read energy
act_energy                     =  6.31502e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.54977e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.7291e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90853e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75522e+09   # Active standby energy rank.1
average_read_latency           =      134.695   # Average read request latency (cycles)
average_interarrival           =       10.167   # Average request interarrival latency (cycles)
total_energy                   =  1.77142e+10   # Total energy (pJ)
average_power                  =      1771.42   # Average power (mW)
average_bandwidth              =      8.39258   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138422   # Number of WRITE/WRITEP commands
num_reads_done                 =       967870   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       785547   # Number of read row buffer hits
num_read_cmds                  =       967867   # Number of READ/READP commands
num_writes_done                =       138454   # Number of read requests issued
num_write_row_hits             =        85759   # Number of write row buffer hits
num_act_cmds                   =       236249   # Number of ACT commands
num_pre_cmds                   =       236218   # Number of PRE commands
num_ondemand_pres              =       210900   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9373943   # Cyles of rank active rank.0
rank_active_cycles.1           =      9325302   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       626057   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       674698   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1052997   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12597   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9417   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2189   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1156   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1471   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          982   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1298   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2212   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20488   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           58   # Write cmd latency (cycles)
write_latency[40-59]           =           51   # Write cmd latency (cycles)
write_latency[60-79]           =          135   # Write cmd latency (cycles)
write_latency[80-99]           =          295   # Write cmd latency (cycles)
write_latency[100-119]         =          568   # Write cmd latency (cycles)
write_latency[120-139]         =         1093   # Write cmd latency (cycles)
write_latency[140-159]         =         1564   # Write cmd latency (cycles)
write_latency[160-179]         =         2276   # Write cmd latency (cycles)
write_latency[180-199]         =         2970   # Write cmd latency (cycles)
write_latency[200-]            =       129402   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       310071   # Read request latency (cycles)
read_latency[40-59]            =       114895   # Read request latency (cycles)
read_latency[60-79]            =       113742   # Read request latency (cycles)
read_latency[80-99]            =        66064   # Read request latency (cycles)
read_latency[100-119]          =        51219   # Read request latency (cycles)
read_latency[120-139]          =        42236   # Read request latency (cycles)
read_latency[140-159]          =        31569   # Read request latency (cycles)
read_latency[160-179]          =        25837   # Read request latency (cycles)
read_latency[180-199]          =        21286   # Read request latency (cycles)
read_latency[200-]             =       190942   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.91003e+08   # Write energy
read_energy                    =  3.90244e+09   # Read energy
act_energy                     =  6.46377e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.00507e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.23855e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84934e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81899e+09   # Active standby energy rank.1
average_read_latency           =      146.202   # Average read request latency (cycles)
average_interarrival           =      9.03858   # Average request interarrival latency (cycles)
total_energy                   =  1.82372e+10   # Total energy (pJ)
average_power                  =      1823.72   # Average power (mW)
average_bandwidth              =      9.44063   # Average bandwidth
