
---------- Begin Simulation Statistics ----------
simSeconds                                   0.019000                       # Number of seconds simulated (Second)
simTicks                                  19000363599                       # Number of ticks simulated (Tick)
finalTick                                 19000363599                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    701.47                       # Real time elapsed on the host (Second)
hostTickRate                                 27086309                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     752144                       # Number of bytes of host memory used (Byte)
simInsts                                    218486170                       # Number of instructions simulated (Count)
simOps                                      347961072                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   311467                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     496042                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        50687738                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      181175549                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                  259999                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     177932707                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                 14887                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             8908169                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         15298761                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              96445                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           50496308                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              3.523678                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.551236                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8660999     17.15%     17.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4071552      8.06%     25.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  5662948     11.21%     36.43% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  7660286     15.17%     51.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  8839755     17.51%     69.11% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  3829272      7.58%     76.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  3141367      6.22%     82.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2840213      5.62%     88.53% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  5789916     11.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             50496308                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 348851     53.34%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                   12      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     53.34% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                  1711      0.26%     53.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     6      0.00%     53.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    39      0.01%     53.61% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                 5671      0.87%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     54.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd             1117      0.17%     54.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     54.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     54.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     54.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv              149      0.02%     54.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     54.67% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           29181      4.46%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     59.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                100851     15.42%     74.55% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                97211     14.86%     89.42% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead            66353     10.15%     99.56% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite            2848      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       132852      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     97851397     54.99%     55.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult         8871      0.00%     55.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         8104      0.00%     55.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     11470239      6.45%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          378      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu       802781      0.45%     61.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           42      0.00%     61.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          933      0.00%     61.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       263668      0.15%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          186      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     62.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd     21676989     12.18%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           19      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       454555      0.26%     74.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       723520      0.41%     74.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult     24237437     13.62%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt         5846      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2567343      1.44%     90.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1046962      0.59%     90.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     14239869      8.00%     98.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2440716      1.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     177932707                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        3.510370                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             654000                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.003676                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               188751721                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               75467302                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       68276117                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                218278888                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites               114905509                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses       108480256                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   69216290                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                   109237565                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        177202162                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     16743422                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   730545                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          20198757                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       9692457                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     3455335                       # Number of stores executed (Count)
system.cpu0.numRate                          3.495957                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2232                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         191430                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     2534570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  108230165                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    172527373                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.468333                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.468333                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              2.135234                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         2.135234                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  85456203                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 49962848                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                  210332909                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                 105897586                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   44050933                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  37357290                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 40194410                       # number of misc regfile reads (Count)
system.cpu0.MemDepUnit__0.insertedLoads      17259190                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      3737229                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      1904674                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores      1325021                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               10574528                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          8597037                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           265491                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             5656823                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                5651357                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999034                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 275369                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          26224                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             23030                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3194                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          544                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        8873866                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls         163554                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           264549                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     49267453                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     3.501853                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.878041                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       10305075     20.92%     20.92% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        5289825     10.74%     31.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        6365761     12.92%     44.57% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        6959071     14.13%     58.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        2090113      4.24%     62.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        3842468      7.80%     70.74% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        2886589      5.86%     76.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        3491921      7.09%     83.69% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        8036630     16.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     49267453                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           108230165                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             172527373                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   19205758                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     15886590                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                     109036                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   9509384                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                 106895327                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   81569799                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               177253                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       118961      0.07%      0.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     94369360     54.70%     54.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult         4670      0.00%     54.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         7484      0.00%     54.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     10828932      6.28%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          374      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu       754134      0.44%     61.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           42      0.00%     61.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          876      0.00%     61.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       255194      0.15%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          186      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd     21641799     12.54%     74.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           11      0.00%     74.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       429526      0.25%     74.43% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       723222      0.42%     74.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult     24181235     14.02%     88.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt         5609      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2244744      1.30%     90.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       909170      0.53%     90.70% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     13641846      7.91%     98.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2409998      1.40%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    172527373                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      8036630                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     19302435                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         19302435                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     19302435                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        19302435                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       317312                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         317312                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       317312                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        317312                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   4698328827                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   4698328827                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   4698328827                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   4698328827                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     19619747                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     19619747                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     19619747                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     19619747                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.016173                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.016173                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.016173                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.016173                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 14806.653474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 14806.653474                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 14806.653474                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 14806.653474                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        78446                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         6553                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     11.971006                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       104931                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           104931                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       158020                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       158020                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       158020                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       158020                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       159292                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       159292                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       159292                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       159292                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   2754248200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   2754248200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   2754248200                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   2754248200                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.008119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.008119                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.008119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.008119                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 17290.561987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 17290.561987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 17290.561987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 17290.561987                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                139331                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data        46803                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total        46803                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data         7715                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total         7715                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data    200038881                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total    200038881                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data        54518                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total        54518                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.141513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.141513                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 25928.565262                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 25928.565262                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            5                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            5                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data         7710                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total         7710                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data    558162003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total    558162003                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.141421                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.141421                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 72394.552918                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 72394.552918                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data        54518                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total        54518                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data        54518                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total        54518                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     16078018                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       16078018                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       277067                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       277067                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   3327920799                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   3327920799                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     16355085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     16355085                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.016941                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.016941                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 12011.249261                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 12011.249261                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       157572                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       157572                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       119495                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       119495                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   1415404326                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   1415404326                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.007306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.007306                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 11844.883267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 11844.883267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3224417                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3224417                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        40245                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        40245                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   1370408028                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   1370408028                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3264662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3264662                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.012327                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.012327                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 34051.634439                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 34051.634439                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data          448                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total          448                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        39797                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        39797                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   1338843874                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   1338843874                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.012190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.012190                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 33641.829133                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 33641.829133                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1013.970371                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            19575986                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            153801                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            127.281266                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             190995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1013.970371                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.990205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.990205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1019                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           30                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          815                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          161                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.995117                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         157984065                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        157984065                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                11455285                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             11239494                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 25020369                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2484899                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                296261                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             5524939                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1261                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             185132845                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5796                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles          12713187                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     117540619                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   10574528                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           5949756                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     37483404                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 594984                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 318                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         1830                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 12451837                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                61978                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          50496308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             3.736601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.643781                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                21053779     41.69%     41.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1788154      3.54%     45.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1208995      2.39%     47.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 2705694      5.36%     52.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 1331356      2.64%     55.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1912293      3.79%     59.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  531240      1.05%     60.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1431376      2.83%     63.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                18533421     36.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            50496308                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.208621                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       2.318916                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst     12449326                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         12449326                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     12449326                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        12449326                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2510                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2510                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2510                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2510                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    171755197                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    171755197                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    171755197                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    171755197                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     12451836                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     12451836                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     12451836                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     12451836                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000202                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000202                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000202                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000202                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 68428.365339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 68428.365339                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 68428.365339                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 68428.365339                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2081                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    109.526316                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1459                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1459                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          538                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          538                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          538                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          538                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1972                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1972                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1972                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1972                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    136724216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    136724216                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    136724216                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    136724216                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000158                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000158                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000158                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 69332.766734                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 69332.766734                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 69332.766734                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 69332.766734                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1459                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     12449326                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       12449326                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2510                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2510                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    171755197                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    171755197                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     12451836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     12451836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000202                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000202                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 68428.365339                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 68428.365339                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          538                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          538                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1972                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1972                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    136724216                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    136724216                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000158                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 69332.766734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 69332.766734                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.112816                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            12451297                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1971                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           6317.248605                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              94248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.112816                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.996314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.996314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          399                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           21                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          99616659                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         99616659                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   296261                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   2920748                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  869147                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             181435548                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              156285                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                17259190                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                3737229                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                86826                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    67135                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  752205                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents         29143                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        134145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       137077                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              271222                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               177047149                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              176756373                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                132171094                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                219984561                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       3.487162                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.600820                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5712                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.demandHits::cpu0.inst              317                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::cpu0.data           117944                       # number of demand (read+write) hits (Count)
system.cpu0.l2.demandHits::total               118261                       # number of demand (read+write) hits (Count)
system.cpu0.l2.overallHits::cpu0.inst             317                       # number of overall hits (Count)
system.cpu0.l2.overallHits::cpu0.data          117944                       # number of overall hits (Count)
system.cpu0.l2.overallHits::total              118261                       # number of overall hits (Count)
system.cpu0.l2.demandMisses::cpu0.inst           1655                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::cpu0.data          35575                       # number of demand (read+write) misses (Count)
system.cpu0.l2.demandMisses::total              37230                       # number of demand (read+write) misses (Count)
system.cpu0.l2.overallMisses::cpu0.inst          1655                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::cpu0.data         35575                       # number of overall misses (Count)
system.cpu0.l2.overallMisses::total             37230                       # number of overall misses (Count)
system.cpu0.l2.demandMissLatency::cpu0.inst    132164256                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::cpu0.data   1511343060                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.demandMissLatency::total    1643507316                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.inst    132164256                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::cpu0.data   1511343060                       # number of overall miss ticks (Tick)
system.cpu0.l2.overallMissLatency::total   1643507316                       # number of overall miss ticks (Tick)
system.cpu0.l2.demandAccesses::cpu0.inst         1972                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::cpu0.data       153519                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.demandAccesses::total           155491                       # number of demand (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.inst         1972                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::cpu0.data       153519                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.overallAccesses::total          155491                       # number of overall (read+write) accesses (Count)
system.cpu0.l2.demandMissRate::cpu0.inst     0.839249                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::cpu0.data     0.231730                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.demandMissRate::total         0.239435                       # miss rate for demand accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.inst     0.839249                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::cpu0.data     0.231730                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.overallMissRate::total        0.239435                       # miss rate for overall accesses (Ratio)
system.cpu0.l2.demandAvgMissLatency::cpu0.inst 79857.556495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::cpu0.data 42483.290513                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.demandAvgMissLatency::total 44144.703626                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.inst 79857.556495                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::cpu0.data 42483.290513                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMissLatency::total 44144.703626                       # average overall miss latency ((Tick/Count))
system.cpu0.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu0.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2.demandMshrMisses::cpu0.inst         1655                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::cpu0.data        35575                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.demandMshrMisses::total          37230                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.inst         1655                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::cpu0.data        35575                       # number of overall MSHR misses (Count)
system.cpu0.l2.overallMshrMisses::total         37230                       # number of overall MSHR misses (Count)
system.cpu0.l2.demandMshrMissLatency::cpu0.inst    120354696                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::cpu0.data   1255324080                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissLatency::total   1375678776                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.inst    120354696                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::cpu0.data   1255324080                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.overallMshrMissLatency::total   1375678776                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2.demandMshrMissRate::cpu0.inst     0.839249                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::cpu0.data     0.231730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.demandMshrMissRate::total     0.239435                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.inst     0.839249                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::cpu0.data     0.231730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.overallMshrMissRate::total     0.239435                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.inst 72721.870695                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::cpu0.data 35286.692340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.demandAvgMshrMissLatency::total 36950.813215                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.inst 72721.870695                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::cpu0.data 35286.692340                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.overallAvgMshrMissLatency::total 36950.813215                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2.replacements                         0                       # number of replacements (Count)
system.cpu0.l2.ReadCleanReq.hits::cpu0.inst          317                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.hits::total           317                       # number of ReadCleanReq hits (Count)
system.cpu0.l2.ReadCleanReq.misses::cpu0.inst         1655                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.misses::total         1655                       # number of ReadCleanReq misses (Count)
system.cpu0.l2.ReadCleanReq.missLatency::cpu0.inst    132164256                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.missLatency::total    132164256                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.accesses::cpu0.inst         1972                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.accesses::total         1972                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadCleanReq.missRate::cpu0.inst     0.839249                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.missRate::total     0.839249                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMissLatency::cpu0.inst 79857.556495                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMissLatency::total 79857.556495                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.mshrMisses::cpu0.inst         1655                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMisses::total         1655                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    120354696                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissLatency::total    120354696                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.839249                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.mshrMissRate::total     0.839249                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 72721.870695                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadCleanReq.avgMshrMissLatency::total 72721.870695                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.hits::cpu0.data        16419                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.hits::total            16419                       # number of ReadExReq hits (Count)
system.cpu0.l2.ReadExReq.misses::cpu0.data        17618                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.misses::total          17618                       # number of ReadExReq misses (Count)
system.cpu0.l2.ReadExReq.missLatency::cpu0.data   1001430688                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.missLatency::total   1001430688                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2.ReadExReq.accesses::cpu0.data        34037                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.accesses::total        34037                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadExReq.missRate::cpu0.data     0.517613                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.missRate::total     0.517613                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMissLatency::cpu0.data 56841.337723                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMissLatency::total 56841.337723                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.mshrMisses::cpu0.data        17618                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMisses::total        17618                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2.ReadExReq.mshrMissLatency::cpu0.data    873624688                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissLatency::total    873624688                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadExReq.mshrMissRate::cpu0.data     0.517613                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.mshrMissRate::total     0.517613                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2.ReadExReq.avgMshrMissLatency::cpu0.data 49587.052333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadExReq.avgMshrMissLatency::total 49587.052333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.hits::cpu0.data       101525                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.hits::total       101525                       # number of ReadSharedReq hits (Count)
system.cpu0.l2.ReadSharedReq.misses::cpu0.data        17957                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.misses::total        17957                       # number of ReadSharedReq misses (Count)
system.cpu0.l2.ReadSharedReq.missLatency::cpu0.data    509912372                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.missLatency::total    509912372                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.accesses::cpu0.data       119482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.accesses::total       119482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2.ReadSharedReq.missRate::cpu0.data     0.150290                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.missRate::total     0.150290                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMissLatency::cpu0.data 28396.300718                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMissLatency::total 28396.300718                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.mshrMisses::cpu0.data        17957                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMisses::total        17957                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::cpu0.data    381699392                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissLatency::total    381699392                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.150290                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.mshrMissRate::total     0.150290                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 21256.300718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.ReadSharedReq.avgMshrMissLatency::total 21256.300718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.misses::cpu0.data        13685                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.misses::total         13685                       # number of UpgradeReq misses (Count)
system.cpu0.l2.UpgradeReq.missLatency::cpu0.data    351204075                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.missLatency::total    351204075                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2.UpgradeReq.accesses::cpu0.data        13685                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.accesses::total        13685                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2.UpgradeReq.missRate::cpu0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMissLatency::cpu0.data 25663.432590                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMissLatency::total 25663.432590                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.mshrMisses::cpu0.data        13685                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMisses::total        13685                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2.UpgradeReq.mshrMissLatency::cpu0.data    255506655                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissLatency::total    255506655                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2.UpgradeReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 18670.563025                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.UpgradeReq.avgMshrMissLatency::total 18670.563025                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2.WritebackClean.hits::writebacks         1459                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.hits::total         1459                       # number of WritebackClean hits (Count)
system.cpu0.l2.WritebackClean.accesses::writebacks         1459                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackClean.accesses::total         1459                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.hits::writebacks       104931                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.hits::total       104931                       # number of WritebackDirty hits (Count)
system.cpu0.l2.WritebackDirty.accesses::writebacks       104931                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.WritebackDirty.accesses::total       104931                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2.tags.tagsInUse            10222.357429                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2.tags.totalRefs                  310246                       # Total number of references to valid blocks. (Count)
system.cpu0.l2.tags.sampledRefs                 34756                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2.tags.avgRefs                  8.926401                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2.tags.warmupTick                  86751                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2.tags.occupancies::cpu0.inst  1148.863483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.occupancies::cpu0.data  9073.493946                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.inst       0.035061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::cpu0.data       0.276901                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.avgOccs::total           0.311962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2.tags.occupanciesTaskId::1024        11040                       # Occupied blocks per task id (Count)
system.cpu0.l2.tags.ageTaskId_1024::0              95                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::1             478                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::2              22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::3             685                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ageTaskId_1024::4            9760                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2.tags.ratioOccsTaskId::1024     0.336914                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2.tags.tagAccesses               4994196                       # Number of tag accesses (Count)
system.cpu0.l2.tags.dataAccesses              4994196                       # Number of data accesses (Count)
system.cpu0.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     308208                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                1372600                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 356                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation              29143                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                418061                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  68                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  5128                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          15886590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.961880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.944921                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              15624806     98.35%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               30105      0.19%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              158479      1.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39               23786      0.15%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                2114      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                3288      0.02%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               12170      0.08%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               24292      0.15%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                1520      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                2094      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               223      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               103      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                74      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                53      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                82      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                 8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 5      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                 2      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                83      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              1382      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               558      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249               143      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                35      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               612      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               120      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             382      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1098                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            15886590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               16730761                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                3455347                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    25140                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     3242                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               12452158                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      463                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions           1960                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples          980                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 923664.642857                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 11846191.081066                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10          980    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        16779                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    304334289                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total          980                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  18095172249                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED    905191350                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                296261                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                12609397                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                4641836                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles           512                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 26265019                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              6683283                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             183491216                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                12431                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3230037                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                540964                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2088825                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          264586439                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  511439261                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                90134888                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                217570831                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            250090014                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                14496416                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                      5                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                  4                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 11721611                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       222600784                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      364032223                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               108230165                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 172527373                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.tol2bus.transDist::ReadResp        132103                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackDirty       104931                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::WritebackClean         1459                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::CleanEvict        34400                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeReq        30971                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::UpgradeResp        18474                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExReq        40467                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadExResp        39595                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadCleanReq         1972                       # Transaction distribution (Count)
system.cpu0.tol2bus.transDist::ReadSharedReq       138023                       # Transaction distribution (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port         5402                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port       494736                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktCount::total            500138                       # Packet count per connected requestor and responder (Count)
system.cpu0.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2.cpu_side_port       219520                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2.cpu_side_port     17578112                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.pktSize::total           17797632                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.tol2bus.snoops                      63254                       # Total snoops (Count)
system.cpu0.tol2bus.snoopTraffic              1019264                       # Total snoop traffic (Byte)
system.cpu0.tol2bus.snoopFanout::samples       211433                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::mean        0.115942                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::stdev       0.320156                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::0             186919     88.41%     88.41% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::1              24514     11.59%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.tol2bus.snoopFanout::total         211433                       # Request fanout histogram (Count)
system.cpu0.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.tol2bus.reqLayer0.occupancy     186637410                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer0.occupancy      2113077                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.respLayer1.occupancy    169505742                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoopLayer0.occupancy     18870297                       # Layer occupancy (ticks) (Tick)
system.cpu0.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.tol2bus.snoop_filter.totRequests       309966                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleRequests       155222                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.totSnoops        24513                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.tol2bus.snoop_filter.hitSingleSnoops        24513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                 2204                       # Number of system calls (Count)
system.cpu1.numCycles                        50346892                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                      184987274                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                  290327                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     181461170                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                 17299                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             9843902                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined         16807894                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved             110462                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           50292399                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              3.608123                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.519688                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7619364     15.15%     15.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  4168478      8.29%     23.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  5747623     11.43%     34.87% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  7806819     15.52%     50.39% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  8993606     17.88%     68.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  3962653      7.88%     76.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  3232000      6.43%     82.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  2897548      5.76%     88.34% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  5864308     11.66%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             50292399                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 351923     52.21%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    5      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     52.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                  1903      0.28%     52.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     52.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     3      0.00%     52.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                 5528      0.82%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     53.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd             1188      0.18%     53.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     53.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     53.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt               10      0.00%     53.50% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv               85      0.01%     53.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     53.51% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult           29393      4.36%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     57.87% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                109432     16.24%     74.11% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               105615     15.67%     89.78% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            68840     10.21%     99.99% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite              75      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       138087      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     99713838     54.95%     55.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult         9894      0.01%     55.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv         8658      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     11676025      6.43%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd          378      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       827141      0.46%     61.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     61.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          106      0.00%     61.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc       236919      0.13%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          188      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     62.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd     22175854     12.22%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp           14      0.00%     74.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt       483040      0.27%     74.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv       748155      0.41%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult     24867715     13.70%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt         4130      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2588468      1.43%     90.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       986497      0.54%     90.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     14538827      8.01%     98.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2457236      1.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     181461170                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        3.604218                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             674000                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003714                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               190388433                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               77345722                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       69149656                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                223517605                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites               117807938                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses       111081643                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   70139417                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                   111857666                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                        180696315                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     17055488                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   764855                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          20467270                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       9835400                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     3411782                       # Number of stores executed (Count)
system.cpu1.numRate                          3.589026                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           1528                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          54493                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     2747546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                  110256005                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                    175433699                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.456636                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.456636                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              2.189927                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         2.189927                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  86446077                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 50572734                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                  215720200                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                 108474732                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   44773853                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  37885783                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 40732928                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      17632640                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      3714593                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      2018683                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      1379121                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               10830267                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          8828483                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           276308                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             5814864                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                5809770                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999124                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                 278322                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          22653                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             20544                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            2109                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted          284                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        9808550                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls         179865                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           275748                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     48940000                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     3.584669                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.860077                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        9310421     19.02%     19.02% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        5391203     11.02%     30.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        6487459     13.26%     43.30% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        7055291     14.42%     57.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        2113622      4.32%     62.03% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        3920278      8.01%     70.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        2954364      6.04%     76.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        3539253      7.23%     83.31% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        8168109     16.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     48940000                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted           110256005                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted             175433699                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   19366515                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     16107409                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                     119910                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   9616711                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                 109372666                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   82221438                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls               163909                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       122390      0.07%      0.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     95795503     54.60%     54.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult         4918      0.00%     54.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv         7941      0.00%     54.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     10998390      6.27%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd          374      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       766134      0.44%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           90      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc       229270      0.13%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          186      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.52% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd     22137431     12.62%     74.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp           10      0.00%     74.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt       444547      0.25%     74.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv       748050      0.43%     74.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult     24807820     14.14%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt         4130      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2216399      1.26%     90.22% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       830730      0.47%     90.70% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     13891010      7.92%     98.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2428376      1.38%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    175433699                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      8168109                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     19540987                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         19540987                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     19540987                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        19540987                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       335263                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         335263                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       335263                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        335263                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   4259556198                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   4259556198                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   4259556198                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   4259556198                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     19876250                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     19876250                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     19876250                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     19876250                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.016868                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.016868                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.016868                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.016868                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 12705.118662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 12705.118662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 12705.118662                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 12705.118662                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        64431                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         5426                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     11.874493                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       112644                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           112644                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       166503                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       166503                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       166503                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       166503                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       168760                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       168760                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       168760                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       168760                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   2371070466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   2371070466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   2371070466                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   2371070466                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.008491                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.008491                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.008491                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.008491                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 14049.955357                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 14049.955357                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 14049.955357                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 14049.955357                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                147387                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data        52201                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total        52201                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data         7754                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total         7754                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data    199699731                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total    199699731                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data        59955                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total        59955                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.129330                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.129330                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 25754.414625                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 25754.414625                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data         7754                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total         7754                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data    574144893                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total    574144893                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.129330                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.129330                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 74044.995228                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74044.995228                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data        59955                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total        59955                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data        59955                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total        59955                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     16381987                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       16381987                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       295111                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       295111                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   3286952907                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   3286952907                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     16677098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     16677098                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.017696                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.017696                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 11138.022327                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 11138.022327                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       166008                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       166008                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       129103                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       129103                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1429572585                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1429572585                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.007741                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.007741                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 11073.116698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 11073.116698                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      3159000                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       3159000                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        40152                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        40152                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    972603291                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    972603291                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      3199152                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      3199152                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.012551                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.012551                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 24223.034743                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 24223.034743                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data          495                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total          495                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        39657                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        39657                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    941497881                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    941497881                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.012396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.012396                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 23741.026326                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 23741.026326                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          974.693159                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            19835126                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            162929                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            121.740918                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          640536183                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   974.693159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.951849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.951849                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          999                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          683                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          239                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           69                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.975586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         160132209                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        160132209                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                11663671                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             10205455                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 25544000                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              2568888                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                310385                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             5672251                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  653                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts             189167603                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 2885                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles          13000867                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     120242164                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   10830267                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           6108636                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     36979995                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 622032                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                  74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles          447                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 12767598                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                64947                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          50292399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             3.836067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.638682                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                20162861     40.09%     40.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 1831170      3.64%     43.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 1243772      2.47%     46.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 2804380      5.58%     51.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 1343496      2.67%     54.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1962900      3.90%     58.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  557263      1.11%     59.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                 1431348      2.85%     62.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                18955209     37.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            50292399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.215113                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       2.388274                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst     12766406                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         12766406                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     12766406                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        12766406                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         1192                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           1192                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         1192                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          1192                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     59484768                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     59484768                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     59484768                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     59484768                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     12767598                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     12767598                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     12767598                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     12767598                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000093                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000093                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000093                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 49903.328859                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 49903.328859                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 49903.328859                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 49903.328859                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          341                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs    113.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          416                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              416                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          268                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          268                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          268                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          268                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          924                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          924                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          924                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          924                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     46405716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     46405716                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     46405716                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     46405716                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000072                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000072                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 50222.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 50222.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 50222.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 50222.636364                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   416                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     12766406                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       12766406                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         1192                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         1192                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     59484768                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     59484768                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     12767598                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     12767598                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000093                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 49903.328859                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 49903.328859                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          268                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          268                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          924                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          924                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     46405716                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     46405716                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000072                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 50222.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 50222.636364                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          482.108648                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            12767330                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               924                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          13817.456710                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          640509408                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   482.108648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.941618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.941618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          508                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           57                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3           17                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          432                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.992188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         102141708                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        102141708                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   310385                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2988626                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  616980                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts             185277601                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              160460                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                17632640                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                3714593                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                96980                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    70691                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  496155                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents         32254                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        142040                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       143942                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              285982                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               180529598                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              180231299                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                134898640                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                224808216                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       3.579790                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.600061                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5712                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.demandHits::cpu1.inst              171                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::cpu1.data           131152                       # number of demand (read+write) hits (Count)
system.cpu1.l2.demandHits::total               131323                       # number of demand (read+write) hits (Count)
system.cpu1.l2.overallHits::cpu1.inst             171                       # number of overall hits (Count)
system.cpu1.l2.overallHits::cpu1.data          131152                       # number of overall hits (Count)
system.cpu1.l2.overallHits::total              131323                       # number of overall hits (Count)
system.cpu1.l2.demandMisses::cpu1.inst            753                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::cpu1.data          31487                       # number of demand (read+write) misses (Count)
system.cpu1.l2.demandMisses::total              32240                       # number of demand (read+write) misses (Count)
system.cpu1.l2.overallMisses::cpu1.inst           753                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::cpu1.data         31487                       # number of overall misses (Count)
system.cpu1.l2.overallMisses::total             32240                       # number of overall misses (Count)
system.cpu1.l2.demandMissLatency::cpu1.inst     44113419                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::cpu1.data   1012709031                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.demandMissLatency::total    1056822450                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.inst     44113419                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::cpu1.data   1012709031                       # number of overall miss ticks (Tick)
system.cpu1.l2.overallMissLatency::total   1056822450                       # number of overall miss ticks (Tick)
system.cpu1.l2.demandAccesses::cpu1.inst          924                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::cpu1.data       162639                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.demandAccesses::total           163563                       # number of demand (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.inst          924                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::cpu1.data       162639                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.overallAccesses::total          163563                       # number of overall (read+write) accesses (Count)
system.cpu1.l2.demandMissRate::cpu1.inst     0.814935                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::cpu1.data     0.193601                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.demandMissRate::total         0.197111                       # miss rate for demand accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.inst     0.814935                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::cpu1.data     0.193601                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.overallMissRate::total        0.197111                       # miss rate for overall accesses (Ratio)
system.cpu1.l2.demandAvgMissLatency::cpu1.inst 58583.557769                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::cpu1.data 32162.766570                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.demandAvgMissLatency::total 32779.852667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.inst 58583.557769                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::cpu1.data 32162.766570                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMissLatency::total 32779.852667                       # average overall miss latency ((Tick/Count))
system.cpu1.l2.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu1.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2.demandMshrMisses::cpu1.inst          753                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::cpu1.data        31487                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.demandMshrMisses::total          32240                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.inst          753                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::cpu1.data        31487                       # number of overall MSHR misses (Count)
system.cpu1.l2.overallMshrMisses::total         32240                       # number of overall MSHR misses (Count)
system.cpu1.l2.demandMshrMissLatency::cpu1.inst     38736999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::cpu1.data    785821251                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissLatency::total    824558250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.inst     38736999                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::cpu1.data    785821251                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.overallMshrMissLatency::total    824558250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2.demandMshrMissRate::cpu1.inst     0.814935                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::cpu1.data     0.193601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.demandMshrMissRate::total     0.197111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.inst     0.814935                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::cpu1.data     0.193601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.overallMshrMissRate::total     0.197111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.inst 51443.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::cpu1.data 24957.006098                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.demandAvgMshrMissLatency::total 25575.628102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.inst 51443.557769                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::cpu1.data 24957.006098                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.overallAvgMshrMissLatency::total 25575.628102                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2.replacements                         0                       # number of replacements (Count)
system.cpu1.l2.ReadCleanReq.hits::cpu1.inst          171                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.hits::total           171                       # number of ReadCleanReq hits (Count)
system.cpu1.l2.ReadCleanReq.misses::cpu1.inst          753                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.misses::total          753                       # number of ReadCleanReq misses (Count)
system.cpu1.l2.ReadCleanReq.missLatency::cpu1.inst     44113419                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.missLatency::total     44113419                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.accesses::cpu1.inst          924                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.accesses::total          924                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadCleanReq.missRate::cpu1.inst     0.814935                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.missRate::total     0.814935                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMissLatency::cpu1.inst 58583.557769                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMissLatency::total 58583.557769                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.mshrMisses::cpu1.inst          753                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMisses::total          753                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     38736999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissLatency::total     38736999                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.814935                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.mshrMissRate::total     0.814935                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 51443.557769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadCleanReq.avgMshrMissLatency::total 51443.557769                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.hits::cpu1.data        20400                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.hits::total            20400                       # number of ReadExReq hits (Count)
system.cpu1.l2.ReadExReq.misses::cpu1.data        13163                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.misses::total          13163                       # number of ReadExReq misses (Count)
system.cpu1.l2.ReadExReq.missLatency::cpu1.data    568349711                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.missLatency::total    568349711                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2.ReadExReq.accesses::cpu1.data        33563                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.accesses::total        33563                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadExReq.missRate::cpu1.data     0.392188                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.missRate::total     0.392188                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMissLatency::cpu1.data 43177.825040                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMissLatency::total 43177.825040                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.mshrMisses::cpu1.data        13163                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMisses::total        13163                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2.ReadExReq.mshrMissLatency::cpu1.data    472295291                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissLatency::total    472295291                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadExReq.mshrMissRate::cpu1.data     0.392188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.mshrMissRate::total     0.392188                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2.ReadExReq.avgMshrMissLatency::cpu1.data 35880.520474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadExReq.avgMshrMissLatency::total 35880.520474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.hits::cpu1.data       110752                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.hits::total       110752                       # number of ReadSharedReq hits (Count)
system.cpu1.l2.ReadSharedReq.misses::cpu1.data        18324                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.misses::total        18324                       # number of ReadSharedReq misses (Count)
system.cpu1.l2.ReadSharedReq.missLatency::cpu1.data    444359320                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.missLatency::total    444359320                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.accesses::cpu1.data       129076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.accesses::total       129076                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2.ReadSharedReq.missRate::cpu1.data     0.141963                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.missRate::total     0.141963                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMissLatency::cpu1.data 24250.126610                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMissLatency::total 24250.126610                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.mshrMisses::cpu1.data        18324                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMisses::total        18324                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::cpu1.data    313525960                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissLatency::total    313525960                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.141963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.mshrMissRate::total     0.141963                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 17110.126610                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.ReadSharedReq.avgMshrMissLatency::total 17110.126610                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.misses::cpu1.data        14113                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.misses::total         14113                       # number of UpgradeReq misses (Count)
system.cpu1.l2.UpgradeReq.missLatency::cpu1.data    354983648                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.missLatency::total    354983648                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2.UpgradeReq.accesses::cpu1.data        14113                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.accesses::total        14113                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2.UpgradeReq.missRate::cpu1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMissLatency::cpu1.data 25152.954581                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMissLatency::total 25152.954581                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.mshrMisses::cpu1.data        14113                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMisses::total        14113                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2.UpgradeReq.mshrMissLatency::cpu1.data    256287428                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissLatency::total    256287428                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2.UpgradeReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 18159.670375                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.UpgradeReq.avgMshrMissLatency::total 18159.670375                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2.WritebackClean.hits::writebacks          416                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.hits::total          416                       # number of WritebackClean hits (Count)
system.cpu1.l2.WritebackClean.accesses::writebacks          416                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackClean.accesses::total          416                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.hits::writebacks       112644                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.hits::total       112644                       # number of WritebackDirty hits (Count)
system.cpu1.l2.WritebackDirty.accesses::writebacks       112644                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.WritebackDirty.accesses::total       112644                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2.tags.tagsInUse             6301.285580                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2.tags.totalRefs                  325763                       # Total number of references to valid blocks. (Count)
system.cpu1.l2.tags.sampledRefs                 29067                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2.tags.avgRefs                 11.207314                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2.tags.warmupTick              640501911                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2.tags.occupancies::cpu1.inst   652.573048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.occupancies::cpu1.data  5648.712532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.inst       0.019915                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::cpu1.data       0.172385                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.avgOccs::total           0.192300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2.tags.occupanciesTaskId::1024         6848                       # Occupied blocks per task id (Count)
system.cpu1.l2.tags.ageTaskId_1024::1             100                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::2             119                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::3             626                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ageTaskId_1024::4            6003                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2.tags.ratioOccsTaskId::1024     0.208984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2.tags.tagAccesses               5236635                       # Number of tag accesses (Count)
system.cpu1.l2.tags.dataAccesses              5236635                       # Number of data accesses (Count)
system.cpu1.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     291921                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                1525231                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 445                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation              32254                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                455487                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  4303                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          16107409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.938872                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            4.852361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              15834445     98.31%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               31825      0.20%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              169063      1.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               22289      0.14%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                2241      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                3621      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               15380      0.10%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               23653      0.15%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                1856      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1903      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               175      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               103      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               163      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               137      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                38      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               167      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                72      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1002                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            16107409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               17043959                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                3411789                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                    27050                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2096                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               12767676                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      139                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions           1940                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples          970                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 351281.743299                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 4748484.253049                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10          970    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        13566                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    127126986                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total          970                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  18659620308                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED    340743291                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                310385                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                12839583                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                4530626                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           259                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 26842976                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              5768570                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts             187448011                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                14147                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               3338154                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                502900                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               1085095                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          269834285                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  522315505                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                91689151                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                223157804                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps            253930666                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                15903619                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 11960984                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       225983629                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      371837910                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               110256005                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 175433699                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.tol2bus.transDist::ReadResp        141081                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackDirty       112644                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::WritebackClean          416                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::CleanEvict        34743                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeReq        30271                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::UpgradeResp        19392                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExReq        39624                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadExResp        39220                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadCleanReq          924                       # Transaction distribution (Count)
system.cpu1.tol2bus.transDist::ReadSharedReq       145990                       # Transaction distribution (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port         2264                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port       522908                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktCount::total            525172                       # Packet count per connected requestor and responder (Count)
system.cpu1.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2.cpu_side_port        85760                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2.cpu_side_port     18689344                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.pktSize::total           18775104                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.tol2bus.snoops                      61150                       # Total snoops (Count)
system.cpu1.tol2bus.snoopTraffic              1052672                       # Total snoop traffic (Byte)
system.cpu1.tol2bus.snoopFanout::samples       216809                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::mean        0.119340                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::stdev       0.324189                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::0             190935     88.07%     88.07% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::1              25874     11.93%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.tol2bus.snoopFanout::total         216809                       # Request fanout histogram (Count)
system.cpu1.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.tol2bus.reqLayer0.occupancy     196929743                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer0.occupancy       989960                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.respLayer1.occupancy    179431770                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoopLayer0.occupancy     19610349                       # Layer occupancy (ticks) (Tick)
system.cpu1.tol2bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.tol2bus.snoop_filter.totRequests       325479                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleRequests       162696                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.totSnoops        25866                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.tol2bus.snoop_filter.hitSingleSnoops        25866                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       357                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                   238                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                    19                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   366                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                    49                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                       672                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  238                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                   19                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  366                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                   49                       # number of overall hits (Count)
system.l3.overallHits::total                      672                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1416                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               10378                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 387                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                3748                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   15929                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1416                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              10378                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                387                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               3748                       # number of overall misses (Count)
system.l3.overallMisses::total                  15929                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      103719567                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data      726571041                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       27199473                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      263742675                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         1121232756                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     103719567                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data     726571041                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      27199473                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     263742675                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        1121232756                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1654                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             10397                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               753                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              3797                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 16601                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1654                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            10397                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              753                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             3797                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                16601                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.856106                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.998173                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.513944                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.987095                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.959521                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.856106                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.998173                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.513944                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.987095                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.959521                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73248.281780                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 70010.699653                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 70282.875969                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 70368.910085                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    70389.400213                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73248.281780                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 70010.699653                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 70282.875969                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 70368.910085                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   70389.400213                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                13                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                35                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    52                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst               13                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               35                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.data                4                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   52                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1403                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           10378                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             352                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            3744                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               15877                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1403                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          10378                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            352                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           3744                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              15877                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     92884531                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data    650706370                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     22449233                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    236021075                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1002061209                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     92884531                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data    650706370                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     22449233                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    236021075                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1002061209                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.848247                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.998173                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.467463                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.986042                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.956388                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.848247                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.998173                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.467463                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.986042                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.956388                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 66204.227370                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 62700.555984                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 63776.230114                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 63039.817041                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 63114.014549                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 66204.227370                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 62700.555984                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 63776.230114                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 63039.817041                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 63114.014549                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.ReadExReq.hits::cpu0.data                 1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                 4                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                     5                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data            9084                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            3560                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               12644                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data    627553521                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    247956849                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      875510370                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data          9085                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          3564                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             12649                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999890                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.998878                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999605                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 69083.390687                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 69650.800281                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 69243.148529                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data         9084                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         3560                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           12644                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data    561154480                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    221933067                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    783087547                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999890                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.998878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999605                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 61773.940995                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 62340.749157                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 61933.529500                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           238                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data            18                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           366                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data            45                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total               667                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1416                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data         1294                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          387                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data          188                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            3285                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    103719567                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     99017520                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     27199473                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data     15785826                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    245722386                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1654                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         1312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          753                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data          233                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          3952                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.856106                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.986280                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.513944                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.806867                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.831225                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73248.281780                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 76520.494590                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 70282.875969                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 83967.159574                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 74801.335160                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst           13                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           35                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            52                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1403                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data         1294                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          352                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data          184                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         3233                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     92884531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     89551890                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     22449233                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data     14088008                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    218973662                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.848247                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.986280                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.467463                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.789700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.818067                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 66204.227370                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 69205.479134                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 63776.230114                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 76565.260870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 67730.795546                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data             8658                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             8562                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                17220                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         8658                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         8562                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            17220                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 14452.077723                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        33769                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      15877                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.126913                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       79000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu0.inst      965.021327                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     9702.143290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      288.638372                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     3496.274734                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.009817                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.098695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.002936                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.035566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.147014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          15877                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                   92                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  440                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                   73                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                15272                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.161509                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                     827581                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                    827581                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     10378.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       352.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      3744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000673216                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               36552                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15877                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15877                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15877                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   13879                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    1714                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      51                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1016128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              53479397.62865797                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   19000264353                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1196716.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        89792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data       664192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        22528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       239616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 4725804.300120119937                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 34956804.723197862506                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 1185661.520771405660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 12611127.084568588063                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1403                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        10378                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          352                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         3744                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     39032551                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    253126686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      8936486                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data     92403922                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27820.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     24390.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     25387.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     24680.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        89792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data       664192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        22528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       239616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1016128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        89792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        22528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       112320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1403                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        10378                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          352                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         3744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst       4725804                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      34956805                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst       1185662                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      12611127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          53479398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst      4725804                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst      1185662                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5911466                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst      4725804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     34956805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst      1185662                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     12611127                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         53479398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15877                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          756                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1113                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                95805895                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              79385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          393499645                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6034.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24784.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13461                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         2411                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   421.189548                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   256.970870                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   372.759175                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          631     26.17%     26.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          481     19.95%     46.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          272     11.28%     57.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          208      8.63%     66.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          108      4.48%     70.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           73      3.03%     73.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           74      3.07%     76.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      2.78%     79.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          497     20.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         2411                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1016128                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               53.479398                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.42                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.42                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               84.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         8432340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         4478100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       55920480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1499721600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    926410740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   6516004320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9010967580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   474.252376                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16930165742                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    634400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1435797857                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         8817900                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         4671645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       57441300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1499721600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    975613710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   6474570240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9020836395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   474.771777                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  16822483296                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    634400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1543480303                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3233                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             16224                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              22154                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             12644                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3233                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        57488                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        57488                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   57488                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1016128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            25734                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              41611                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    41611    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                41611                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            23832721                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           83979938                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          41611                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        25734                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.transDist::ReadResp             38688                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq           33444                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp          33444                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq            25135                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp           25135                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq        38688                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port        71623                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port        59465                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total                131088                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2.mem_side_port::system.l3.cpu_side_port       771264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2.mem_side_port::system.l3.cpu_side_port       291200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total                1062464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                          63446                       # Total snoops (Count)
system.tollcbus.snoopTraffic                  3022208                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples            97267                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.836769                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.369578                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                  15877     16.32%     16.32% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  81390     83.68%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              1                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total              97267                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED  19000363599                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy          34817664                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy         42998864                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         37315752                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests        97267                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests        32726                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        48664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops              0                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
