Notice 0: Reading LEF file:  data/gscl45nm.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 14 technology vias
Notice 0:     Created 33 library cells
Notice 0: Finished LEF file:  data/gscl45nm.lef
Notice 0: 
Reading DEF file: data/design.def
Notice 0: Design: counter
Notice 0:     Created 12 pins.
Notice 0:     Created 12 components and 60 component-terminals.
Notice 0:     Created 24 nets and 45 connections.
Notice 0: Finished DEF file: data/design.def
Net: inp0
Net: inp1
Net: clk
Net: out[8]
Net: out[7]
Net: out[6]
Net: out[5]
Net: out[4]
Net: out[3]
Net: out[2]
Net: out[1]
Net: out[0]
Net: _w0_
Net: _w1_
Net: _w2_
Net: _xout0
Net: _xout1
Net: _xout2
Net: _xout3
Net: _xout4
Net: _xout5
Net: _xout6
Net: _xout7
Net: _xout8
pass
