# âš¡ Pipelined 8-Input Adder Tree  

---

## ğŸ“Œ Project Overview  

This project implements a *3-stage pipelined adder tree* to sum *8 unsigned 8-bit inputs efficiently*.  
Pipelining improves *throughput* by processing new inputs every clock cycle, even while previous additions are still being computed.  

âœ… The final design *simulates successfully in Vivado* and is *fully synthesizable for FPGA implementation*.  

---

## ğŸ¯ Objective  

- *Without Pipelining* â†’ The next set of inputs must wait until the entire addition finishes.  
- *With Pipelining* â†’ New inputs can be processed *every clock cycle*, increasing throughput.  

---

## ğŸ§© Block Diagram (Logical Pipeline Flow)  

         Stage 1                Stage 2                Stage 3  
  ---------------------------------------------------------------  
  (8 Inputs â†’ 4 Adders)   (4 Partial Sums â†’ 2 Adders)   (Final Adder)  
    
   in0 â”€â”                        s0_reg â”€â”  
        â”œâ”€â–º[Adder]â”€â–º s0 â”€â–º[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
   in1 â”€â”˜                                â”‚  
                                         â”‚  
   in2 â”€â”                        s1_reg â”€â”¤  
        â”œâ”€â–º[Adder]â”€â–º s1 â”€â–º[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
   in3 â”€â”˜                                â”‚  
                                         â”‚  
   in4 â”€â”                        s2_reg â”€â”  
        â”œâ”€â–º[Adder]â”€â–º s2 â”€â–º[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  
   in5 â”€â”˜                                â”‚  
                                         â–¼  
   in6 â”€â”                        s3_reg â”€â”˜      p0_reg â”€â”  
        â”œâ”€â–º[Adder]â”€â–º s3 â”€â–º[DFF]â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”œâ”€â–º[Adder]â”€â–º final_sum_reg  
   in7 â”€â”˜                                â”‚      p1_reg â”€â”˜  
                                         â–¼  
                             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  
                             â”‚   p0 = s0_reg + s1_reg  â”‚  
                             â”‚   p1 = s2_reg + s3_reg  â”‚  
                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  

ğŸ’¡ DFFs (pipeline registers) store intermediate results between stages, allowing new inputs every clock cycle.  

---

## ğŸ–¥ Simulation Results  

*Vivado Behavioral Simulation Console Output:*  

===========================================================  
 Pipelined 8-Input Adder Tree Simulation (CLEAN TEST CASES)  
===========================================================  
Time | s0  s1  s2  s3 | p0   p1  | Final  
-----------------------------------------------------------  
  0ns |   0   0   0   0 |   0    0 |   0  
 15ns |   3   7  11  15 |   0    0 |   0  
 25ns |  30  70 110 150 |  10   26 |   0  
 35ns |   0   0   0   0 | 100    4 |   0  
 45ns |  15  35  55  75 |   0    0 |  36  
 55ns | 254 254 254 254 |  50  130 | 104  
 65ns | 254 254 254 254 | 252  252 |   0  
 75ns | 254 254 254 254 | 252  252 | 180  
 85ns | 254 254 254 254 | 252  252 | 248  
-----------------------------------------------------------  
Simulation Completed âœ…  

---

## ğŸ”‘ Key Learnings  

- ğŸš€ *Throughput Improvement* â†’ Pipelining allows overlapping computations.  
- ğŸ“ *Pipeline Registers (DFFs)* â†’ Store intermediate sums at each stage.  
- â± *Latency* â†’ The final sum is available after *3 clock cycles*, but new inputs can still enter every cycle.  
- ğŸ”„ *Overflow Handling* â†’ Wraps naturally due to 8-bit arithmetic.  

---

## ğŸ“‚ Tools Used  

- *Xilinx Vivado 2025.1* â†’ Design, simulation, and synthesis  
- *Verilog HDL* â†’ RTL implementation  
- *FPGA* â†’ Target hardware platform  

---
