{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 10:21:50 2017 " "Info: Processing started: Fri Jun 09 10:21:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSF_2input -c RSF_2input " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RSF_2input -c RSF_2input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsf_2input.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rsf_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSF_2input-sample " "Info: Found design unit 1: RSF_2input-sample" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RSF_2input " "Info: Found entity 1: RSF_2input" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RSF_2input " "Info: Elaborating entity \"RSF_2input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsf_check1 RSF_2input.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at RSF_2input.vhd(42): object \"rsf_check1\" assigned a value but never read" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsf_check2 RSF_2input.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at RSF_2input.vhd(42): object \"rsf_check2\" assigned a value but never read" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "counta RSF_2input.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at RSF_2input.vhd(46): used explicit default value for signal \"counta\" because signal was never assigned a value" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counta RSF_2input.vhd(136) " "Warning (10492): VHDL Process Statement warning at RSF_2input.vhd(136): signal \"counta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button1 RSF_2input.vhd(153) " "Warning (10492): VHDL Process Statement warning at RSF_2input.vhd(153): signal \"button1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "smcount RSF_2input.vhd(62) " "Error (10821): HDL error at RSF_2input.vhd(62): can't infer register for \"smcount\" because its behavior does not match any supported register model" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "smcount RSF_2input.vhd(53) " "Info (10041): Inferred latch for \"smcount\" at RSF_2input.vhd(53)" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "p1:winflag1 RSF_2input.vhd(62) " "Error (10821): HDL error at RSF_2input.vhd(62): can't infer register for \"p1:winflag1\" because its behavior does not match any supported register model" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1:winflag1 RSF_2input.vhd(62) " "Info (10041): Inferred latch for \"p1:winflag1\" at RSF_2input.vhd(62)" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "p1:led1 RSF_2input.vhd(62) " "Error (10821): HDL error at RSF_2input.vhd(62): can't infer register for \"p1:led1\" because its behavior does not match any supported register model" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1:led1 RSF_2input.vhd(62) " "Info (10041): Inferred latch for \"p1:led1\" at RSF_2input.vhd(62)" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "RSF_2input.vhd(62) " "Error (10822): HDL error at RSF_2input.vhd(62): couldn't implement registers for assignments on this clock edge" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 62 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "RSF_2input.vhd(65) " "Error (10822): HDL error at RSF_2input.vhd(65): couldn't implement registers for assignments on this clock edge" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 65 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 5 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Error: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 09 10:21:54 2017 " "Error: Processing ended: Fri Jun 09 10:21:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
