ARM GAS  /tmp/ccthmfTm.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"arm_nn_mat_mult_kernel_s8_s16.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.arm_nn_mat_mult_kernel_s8_s16,"ax",%progbits
  18              		.align	1
  19              		.global	arm_nn_mat_mult_kernel_s8_s16
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	arm_nn_mat_mult_kernel_s8_s16:
  27              	.LVL0:
  28              	.LFB47:
  29              		.file 1 "Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_k
   1:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Title:        arm_nn_mat_mult_kernel_s8_s16.c
  22:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Description:  Matrix-multiplication function for convolution
  23:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * $Date:        5 Januray 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * $Revision:    V.1.2.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
ARM GAS  /tmp/ccthmfTm.s 			page 2


  30:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** #include "arm_nnfunctions.h"
  31:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** #include "arm_nnsupportfunctions.h"
  32:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** /*
  34:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Matrix-multiplication function for convolution with per-channel requantization.
  35:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  * Refer header file for details.
  37:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
  41:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int16_t *input_b,
  42:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const uint16_t output_ch,
  43:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int32_t *out_shift,
  44:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int32_t *out_mult,
  45:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int32_t out_offset,
  46:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int16_t activation_min,
  47:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int16_t activation_max,
  48:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const uint16_t num_col_a,
  49:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       const int32_t *const output_bias,
  50:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****                                       int8_t *out_0)
  51:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** {
  30              		.loc 1 51 1 view -0
  31              		.cfi_startproc
  32              		@ args = 28, pretend = 0, frame = 48
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 51 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 8DB0     		sub	sp, sp, #52
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 88
  50 0006 0190     		str	r0, [sp, #4]
  51 0008 0A91     		str	r1, [sp, #40]
  52 000a 0B92     		str	r2, [sp, #44]
  53 000c 0493     		str	r3, [sp, #16]
  54 000e BDF96010 		ldrsh	r1, [sp, #96]
  55              	.LVL1:
  56              		.loc 1 51 1 view .LVU2
  57 0012 0691     		str	r1, [sp, #24]
  58 0014 BDF96410 		ldrsh	r1, [sp, #100]
  59 0018 0791     		str	r1, [sp, #28]
  60 001a BDF86810 		ldrh	r1, [sp, #104]
  61 001e 0591     		str	r1, [sp, #20]
  52:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** #if !defined(ARM_MATH_MVEI)
  53:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     /* set up the second output pointers */
  54:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     int8_t *out_1 = out_0 + output_ch;
ARM GAS  /tmp/ccthmfTm.s 			page 3


  62              		.loc 1 54 5 is_stmt 1 view .LVU3
  63              		.loc 1 54 13 is_stmt 0 view .LVU4
  64 0020 1C99     		ldr	r1, [sp, #112]
  65 0022 1346     		mov	r3, r2
  66              	.LVL2:
  67              		.loc 1 54 13 view .LVU5
  68 0024 8A18     		adds	r2, r1, r2
  69              	.LVL3:
  70              		.loc 1 54 13 view .LVU6
  71 0026 0992     		str	r2, [sp, #36]
  72              	.LVL4:
  55:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     const int32_t *bias = output_bias;
  73              		.loc 1 55 5 is_stmt 1 view .LVU7
  56:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  57:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     uint16_t row_count = output_ch / 2;
  74              		.loc 1 57 5 view .LVU8
  75              		.loc 1 57 14 is_stmt 0 view .LVU9
  76 0028 5B08     		lsrs	r3, r3, #1
  77 002a 0893     		str	r3, [sp, #32]
  78              	.LVL5:
  58:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     const int8_t *ip_a0 = input_a;
  79              		.loc 1 58 5 is_stmt 1 view .LVU10
  59:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     /* this loop over rows in A */
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     while (row_count)
  80              		.loc 1 60 5 view .LVU11
  81              		.loc 1 60 11 is_stmt 0 view .LVU12
  82 002c 58E1     		b	.L2
  83              	.LVL6:
  84              	.L33:
  85              	.LBB134:
  61:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     {
  62:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* setup pointers for B */
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b0 = input_b;
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
  65:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* align the second pointer for A */
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int8_t *ip_a1 = ip_a0 + num_col_a;
  68:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_0 = 0;
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_1_out_0 = 0;
  86              		.loc 1 71 17 view .LVU13
  87 002e 0024     		movs	r4, #0
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
  88              		.loc 1 69 17 view .LVU14
  89 0030 2746     		mov	r7, r4
  90 0032 67E1     		b	.L3
  91              	.LVL7:
  92              	.L5:
  93              	.LBB135:
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_1_out_1 = 0;
  73:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* Init accumulator with bias for channel N and N + 1 */
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         if (bias)
  75:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = *bias;
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = *bias++;
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_0 = *bias;
ARM GAS  /tmp/ccthmfTm.s 			page 4


  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 = *bias++;
  80:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
  81:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #if defined(ARM_MATH_DSP)
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         uint16_t col_count = num_col_a / 4;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* accumulate over the vector */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         while (col_count)
  86:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
  87:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t a01, a02, a11, a12;
  94              		.loc 1 87 13 is_stmt 1 view .LVU15
  88:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
  95              		.loc 1 88 13 view .LVU16
  96              		.loc 1 88 13 is_stmt 0 view .LVU17
  97              	.LBE135:
  98              	.LBE134:
  99              		.file 2 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-FileCopyrightText: Copyright 2010-2023 Arm Limited and/or its affiliates <open-source-offic
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Date:        13 Februari 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.15.0.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "Internal/arm_nn_compiler.h"
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_math_types.h"
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include "arm_nn_types.h"
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #include <stdbool.h>
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** extern "C" {
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
ARM GAS  /tmp/ccthmfTm.s 			page 5


  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define USE_FAST_DW_CONV_S16_FUNCTION(dw_conv_params, filter_dims, input_dims)                     
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     (dw_conv_params->ch_mult == 1 && dw_conv_params->dilation.w == 1 && dw_conv_params->dilation.h 
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      filter_dims->w * filter_dims->h < 512)
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift) (_shift > 0 ? _shift : 0)
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_ZERO(x) (x) == 0 ? ~0 : 0
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MASK_IF_NON_ZERO(x) (x) != 0 ? ~0 : 0
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define SELECT_USING_MASK(mask, a, b) ((mask) & (a)) ^ (~(mask) & (b))
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MAX(A, B) ((A) > (B) ? (A) : (B))
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MIN(A, B) ((A) < (B) ? (A) : (B))
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CLAMP(x, h, l) MAX(MIN((x), (h)), (l))
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define REDUCE_MULTIPLIER(_mult) ((_mult < 0x7FFF0000) ? ((_mult + (1 << 15)) >> 16) : 0x7FFF)
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Number of channels processed in a block for DW Conv(MVE)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Requirement: Greater than 0 & less than 128
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // This can be fine tuned to match number of input channels for best performance.
  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // A layer with lower number of channels than CH_IN_BLOCK_MVE will result in higher
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // scratch buffer usage and a layer with higher number of channels than CH_IN_BLOCK_MVE
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // will result in lower scratch buffer usage.
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define CH_IN_BLOCK_MVE (124)
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack four 8 bit values.
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_S8x4_32x1(v0, v1, v2, v3)                                                             
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     ((((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | 
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****      (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000))
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief definition to pack two 16 bit values.
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define PACK_Q15x2_32x1(v0, v1) (((int32_t)v0 & (int32_t)0xFFFF) | ((int32_t)v1 << 16))
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of q31/s16/s8 types
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nnword
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t word;
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< q31 type */
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int16_t half_words[2];
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s16 type */
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int8_t bytes[4];
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     /**< s8 type */
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Union for data type long long
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** struct arm_nn_double
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     uint32_t low;
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t high;
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
ARM GAS  /tmp/ccthmfTm.s 			page 6


  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** union arm_nn_long_long
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t long_long;
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     struct arm_nn_double word;
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** };
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup groupSupport Private
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Internal Support functions. Not intended to be called direclty by a CMSIS-NN user.
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @defgroup supportConversion Data Conversion
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements from a s8 vector to a s16 vector with an added offset
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    src        pointer to the s8 input vector
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   dst        pointer to the s16 output vector
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    block_size length of the input vector
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    offset     s8 offset to be added to each input vector element.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * \par Description:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * The equation used for the conversion process is:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * <pre>
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  dst[n] = (int16_t) src[n] + offset;   0 <= n < block_size.
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * </pre>
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_q7_to_q15_with_offset(const int8_t *src, int16_t *dst, uint32_t block_size, int16_t offset
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise conv on an im2col buffer where the input channel equals output channel.
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    row     pointer to row
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    col     pointer to im2col buffer, always consists of 2 columns.
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    num_ch   number of channels
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_shift  pointer to per output channel requantization shift parameter.
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_mult   pointer to per output channel requantization multiplier parameter.
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    out_offset      output tensor offset.
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_min   minimum value to clamp the output to. Range : int8
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    activation_max   maximum value to clamp the output to. Range : int8
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    kernel_size   number of elements in one column.
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]    output_bias per output channel bias. Range : int32
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]   out         pointer to output
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details     Supported framework: TensorFlow Lite micro.
ARM GAS  /tmp/ccthmfTm.s 			page 7


 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_depthwise_conv_s8_core(const int8_t *row,
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *col,
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_ch,
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_min,
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t activation_max,
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t kernel_size,
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out);
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_row    pointer to row operand
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_col    pointer to col operand
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch    number of rows of input_row
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_batches  number of column batches. Range: 1 to 4
 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_shift  pointer to per output channel requantization shift parameter.
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_mult   pointer to per output channel requantization multiplier parameter
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset    output tensor offset.
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_offset    input tensor(col) offset.
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_offset    kernel offset(row). Not used.
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_min   minimum value to clamp the output to. Range : int8
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_activation_max   maximum value to clamp the output to. Range : int8
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_len       number of elements in each row
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          per output channel bias. Range : int32
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out           pointer to output
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   Supported framework: TensorFlow Lite
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_s8(const int8_t *input_row,
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int8_t *input_col,
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t output_ch,
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t col_batches,
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_shift,
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *output_mult,
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t out_offset,
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t col_offset,
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t row_offset,
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_min,
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int16_t out_activation_max,
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const uint16_t row_len,
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            const int32_t *const bias,
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                            int8_t *out);
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization for 16 bit
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int16
ARM GAS  /tmp/ccthmfTm.s 			page 8


 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int16
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int64
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_mat_mult_kernel_s16(const int8_t *input_a,
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t *input_b,
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t output_ch,
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_shift,
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t *out_mult,
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_min,
 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int16_t activation_max,
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int32_t num_col_a,
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     const int64_t *const output_bias,
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                     int16_t *out_0);
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Vector by Matrix multiplication with requantization and storage of result.
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements          number of row elements
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       skipped_row_elements  number of row elements skipped due to padding.
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                        row_elements + skipped_row_elements = (kernel_x * kernel_
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base_ref          pointer to row operand
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base_ref          pointer to col operand
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      out_ch                Number of output channels
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params           Pointer to convolution parameters like offsets and activa
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params          Pointer to per-channel quantization parameters
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias                  Pointer to optional per-channel bias
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output                Pointer to output where int8 results are stored.
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function performs matrix(row_base_ref) multiplication with vector(col_base_ref) 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *             scaled result is stored in memory.
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Pseudo-code
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      *output = 0
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      sum_col = 0
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (j = 0; j < out_ch; j++)
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      for (i = 0; i < row_elements; i++)
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          *output += row_base_ref[i] * col_base_ref[i]
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *          sum_col += col_base_ref[i]
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      scale sum_col using quant_params and bias
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *      store result in 'output'
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mul_core_1x_s8(int32_t row_elements,
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t skipped_row_elements,
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *row_base_ref,
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *col_base_ref,
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t out_ch,
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_conv_params *conv_params,
ARM GAS  /tmp/ccthmfTm.s 			page 9


 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const cmsis_nn_per_channel_quant_params *quant_params
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t *bias,
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int8_t *output);
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication with requantization & activation function for four rows and one col
 276:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_elements  number of row elements
 277:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       offset        offset between rows. Can be the same as row_elements.
 278:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                For e.g, in a 1x1 conv scenario with stride as 1.
 279:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_base      pointer to row operand
 280:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       col_base      pointer to col operand
 281:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_ch        Number of output channels
 282:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       conv_params   Pointer to convolution parameters like offsets and activation val
 283:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       quant_params  Pointer to per-channel quantization parameters
 284:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       bias          Pointer to per-channel bias
 285:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]      output        Pointer to output where int8 results are stored.
 286:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 287:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns the updated output pointer or NULL if implementation is not ava
 288:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 289:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details Compliant to TFLM int8 specification. MVE implementation only
 290:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 291:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mul_core_4x_s8(const int32_t row_elements,
 292:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t offset,
 293:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *row_base,
 294:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int8_t *col_base,
 295:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t out_ch,
 296:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_conv_params *conv_params,
 297:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const cmsis_nn_per_channel_quant_params *quant_params,
 298:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   const int32_t *bias,
 299:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                   int8_t *output);
 300:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 301:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 302:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief General Matrix-multiplication function with per-channel requantization.
 303:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        This function assumes:
 304:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - LHS input matrix NOT transposed (nt)
 305:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        - RHS input matrix transposed (t)
 306:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 307:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *  @note This operation also performs the broadcast bias addition before the requantization
 308:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 309:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs                Pointer to the LHS input matrix
 310:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs                Pointer to the RHS input matrix
 311:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  bias               Pointer to the bias vector. The length of this vector is equal to
 312:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * output columns (or RHS input rows)
 313:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] dst                Pointer to the output matrix with "m" rows and "n" columns
 314:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_multipliers    Pointer to the multipliers vector needed for the per-channel requ
 315:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                The length of this vector is equal to the number of output column
 316:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * rows)
 317:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_shifts         Pointer to the shifts vector needed for the per-channel requantiz
 318:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * of this vector is equal to the number of output columns (or RHS input rows)
 319:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_rows           Number of LHS input rows
 320:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_rows           Number of RHS input rows
 321:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols           Number of LHS/RHS input columns
 322:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  lhs_offset         Offset to be applied to the LHS input value
 323:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  dst_offset         Offset to be applied the output result
 324:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_min     Minimum value to clamp down the output. Range : int8
 325:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  activation_max     Maximum value to clamp up the output. Range : int8
 326:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  rhs_cols_offset    Offset between input columns. Used to handle non-unity strides
ARM GAS  /tmp/ccthmfTm.s 			page 10


 327:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                Expected value : x * rhs_cols, where x >= 1
 328:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 329:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 330:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 331:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 332:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_mat_mult_nt_t_s8(const int8_t *lhs,
 333:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int8_t *rhs,
 334:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *bias,
 335:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             int8_t *dst,
 336:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_multipliers,
 337:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t *dst_shifts,
 338:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_rows,
 339:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_rows,
 340:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols,
 341:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t lhs_offset,
 342:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t dst_offset,
 343:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_min,
 344:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t activation_max,
 345:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                             const int32_t rhs_cols_offset);
 346:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 347:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 348:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication
 349:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 350:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 351:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 352:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 353:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 354:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side vec
 355:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 Range: -127 to 128
 356:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_offset      Offset to be added to the output values. Range: -127 to 128
 357:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 358:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 359:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 360:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 361:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 362:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 363:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      address_offset  Memory position offset for dst. First output is stored at 'dst',
 364:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + address_offset' and so on. Default value is typ
 365:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 366:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 367:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 368:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 369:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s8(const int8_t *lhs,
 370:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int8_t *rhs,
 371:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t *bias,
 372:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              int8_t *dst,
 373:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t lhs_offset,
 374:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_offset,
 375:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_multiplier,
 376:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t dst_shift,
 377:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_cols,
 378:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t rhs_rows,
 379:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_min,
 380:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t activation_max,
 381:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                              const int32_t address_offset);
 382:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 383:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
ARM GAS  /tmp/ccthmfTm.s 			page 11


 384:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s16 Vector by Matrix (transposed) multiplication
 385:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 386:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 387:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 388:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      bias            Input bias
 389:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 390:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 391:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 392:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 393:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 394:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 395:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 396:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 397:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 398:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 399:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 400:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_s16(const int16_t *lhs,
 401:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int8_t *rhs,
 402:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int64_t *bias,
 403:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               int16_t *dst,
 404:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_multiplier,
 405:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t dst_shift,
 406:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_cols,
 407:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t rhs_rows,
 408:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_min,
 409:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                               const int32_t activation_max);
 410:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 411:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 412:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief s8 Vector by Matrix (transposed) multiplication with s16 output
 413:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 414:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side vector
 415:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 416:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out]     dst             Output vector
 417:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      Offset to be added to the input values of the left-hand side
 418:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 vector. Range: -127 to 128
 419:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      scatter_offset  Address offset for dst. First output is stored at 'dst', the
 420:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                                 second at 'dst + scatter_offset' and so on.
 421:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_multiplier  Output multiplier
 422:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      dst_shift       Output shift
 423:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_cols        Number of columns in the right-hand side input matrix
 424:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs_rows        Number of rows in the right-hand side input matrix
 425:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int16
 426:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int16
 427:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 428:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns <code>ARM_CMSIS_NN_SUCCESS</code>
 429:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 430:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 431:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_vec_mat_mult_t_svdf_s8(const int8_t *lhs,
 432:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 433:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int16_t *dst,
 434:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 435:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t scatter_offset,
 436:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_multiplier,
 437:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t dst_shift,
 438:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_cols,
 439:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t rhs_rows,
 440:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
ARM GAS  /tmp/ccthmfTm.s 			page 12


 441:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max);
 442:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 443:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 444:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in padded 
 445:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        the padding is -lhs_offset(Range: int8). Dimensions are the same for lhs and rhs.
 446:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 447:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 448:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 449:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 450:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 451:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 452:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 453:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 454:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
 455:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 456:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 457:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 458:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 459:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 460:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 461:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 462:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 463:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 464:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 465:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 466:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 467:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 468:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 469:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 470:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 471:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 472:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_padded_s8(const int8_t *lhs,
 473:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int8_t *rhs,
 474:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t lhs_offset,
 475:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t active_ch,
 476:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t total_ch,
 477:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_shift,
 478:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *out_mult,
 479:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t out_offset,
 480:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_min,
 481:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t activation_max,
 482:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const uint16_t row_x_col,
 483:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          const int32_t *const output_bias,
 484:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                          int8_t *out);
 485:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 486:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 487:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 488:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 489:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 490:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 491:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 492:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs_offset      LHS matrix offset(input offset). Range: -127 to 128
 493:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      active_ch       Subset of total_ch processed
 494:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      total_ch        Number of channels in LHS/RHS
 495:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 496:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 497:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_offset      Offset to be added to the output values. Range: -127 to 128
ARM GAS  /tmp/ccthmfTm.s 			page 13


 498:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 499:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 500:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 501:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 502:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 503:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 504:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 505:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 506:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 507:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 508:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 509:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 510:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 511:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 512:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 513:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 514:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 515:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** arm_cmsis_nn_status arm_nn_depthwise_conv_nt_t_s8(const int8_t *lhs,
 516:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int8_t *rhs,
 517:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t lhs_offset,
 518:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t active_ch,
 519:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t total_ch,
 520:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_shift,
 521:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *out_mult,
 522:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t out_offset,
 523:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_min,
 524:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t activation_max,
 525:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const uint16_t row_x_col,
 526:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   const int32_t *const output_bias,
 527:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                                   int8_t *out);
 528:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 529:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 530:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Depthwise convolution of transposed rhs matrix with 4 lhs matrices. To be used in non-pad
 531:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *        Dimensions are the same for lhs and rhs.
 532:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 533:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      lhs             Input left-hand side matrix
 534:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      rhs             Input right-hand side matrix (transposed)
 535:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      num_ch          Number of channels in LHS/RHS
 536:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_shift       Per channel output shift. Length of vector is equal to number of
 537:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out_mult        Per channel output multiplier. Length of vector is equal to numb
 538:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_min  Minimum value to clamp the output to. Range: int8
 539:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      activation_max  Maximum value to clamp the output to. Range: int8
 540:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       row_x_col       (row_dimension * col_dimension) of LHS/RHS matrix
 541:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      output_bias     Per channel output bias. Length of vector is equal to number of 
 542:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]      out             Output pointer
 543:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 544:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return         The function returns one of the two
 545:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Updated output pointer if an implementation is available
 546:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - NULL if no implementation is available.
 547:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 548:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note           If number of channels is not a multiple of 4, upto 3 elements outside the bounda
 549:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * out for the following.
 550:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output shift
 551:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output multiplier
 552:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - Output bias
 553:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  - rhs
 554:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
ARM GAS  /tmp/ccthmfTm.s 			page 14


 555:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int16_t *arm_nn_depthwise_conv_nt_t_s16(const int16_t *lhs,
 556:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int8_t *rhs,
 557:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t num_ch,
 558:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_shift,
 559:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t *out_mult,
 560:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_min,
 561:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int32_t activation_max,
 562:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const uint16_t row_x_col,
 563:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         const int64_t *const output_bias,
 564:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                         int16_t *out);
 565:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 566:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 567:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 s16 elements and post increment pointer.
 568:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_q15   Pointer to pointer that holds address of input.
 569:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 570:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_q15x2_ia(const int16_t **in_q15)
 572:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 100              		.loc 2 573 5 is_stmt 1 view .LVU18
 574:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_q15, 4);
 101              		.loc 2 575 5 view .LVU19
 102 0034 D0F800E0 		ldr	lr, [r0]	@ unaligned
 103              	.LVL8:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 104              		.loc 2 576 5 view .LVU20
 577:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 105              		.loc 2 578 5 view .LVU21
 106              	.LBB219:
 107              	.LBB176:
  89:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 108              		.loc 1 89 13 view .LVU22
 109              		.loc 1 89 13 is_stmt 0 view .LVU23
 110              	.LBE176:
 111              	.LBE219:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 112              		.loc 2 573 5 is_stmt 1 view .LVU24
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 113              		.loc 2 575 5 view .LVU25
 114 0038 D1F80090 		ldr	r9, [r1]	@ unaligned
 115              	.LVL9:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 116              		.loc 2 576 5 view .LVU26
 117              		.loc 2 578 5 view .LVU27
 118              	.LBB220:
 119              	.LBB177:
  90:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  91:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 120              		.loc 1 91 13 view .LVU28
 121              	.LBB136:
 122              	.LBI136:
 579:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 580:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 581:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 582:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 from s8 pointer and post increment pointer.
ARM GAS  /tmp/ccthmfTm.s 			page 15


 583:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       Pointer to pointer that holds address of input.
 584:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        q31 value
 585:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4_ia(const int8_t **in_s8)
 587:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 591:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 593:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 594:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 596:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 2 int16 values from int16 pointer.
 597:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in     pointer to address of input.
 598:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32    value
 599:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 600:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s16x2(const int16_t *in)
 601:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 602:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 603:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in, 4);
 604:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 605:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 606:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 607:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 608:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 609:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Read 4 s8 values.
 610:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in_s8       pointer to address of input.
 611:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @return        s32 value
 612:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 613:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_read_s8x4(const int8_t *in_s8)
 614:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 615:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t val;
 616:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, in_s8, 4);
 617:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 618:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return (val);
 619:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 621:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 622:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @brief         Write four s8 to s8 pointer and increment pointer afterwards.
 623:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     in       Double pointer to input value
 624:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****   @param[in]     value    Four bytes to copy
 625:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 626:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_nn_write_s8x4_ia(int8_t **in, int32_t value)
 627:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 628:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(*in, &value, 4);
 629:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in += 4;
 630:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 631:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 632:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 633:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           memset optimized for MVE
 634:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in, out]  dst         Destination pointer
 635:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to set
 636:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       block_size  Number of bytes to copy.
 637:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 638:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 639:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void arm_memset_s8(int8_t *dst, const int8_t val, uint32_t block_size)
ARM GAS  /tmp/ccthmfTm.s 			page 16


 640:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 641:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_MVEI)
 642:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     __asm volatile("   vdup.8                  q0, %[set_val]             \n"
 643:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   wlstp.8                 lr, %[cnt], 1f             \n"
 644:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "2:                                                    \n"
 645:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   vstrb.8                 q0, [%[in]], #16            \n"
 646:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "   letp                    lr, 2b                     \n"
 647:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    "1:                                                    \n"
 648:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [in] "+r"(dst)
 649:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : [cnt] "r"(block_size), [set_val] "r"(val)
 650:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                    : "q0", "memory", "r14");
 651:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 652:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memset(dst, val, block_size);
 653:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 654:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 655:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 656:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #if defined(ARM_MATH_DSP)
 657:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 658:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 659:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words
 660:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 661:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad(const int8_t *source, int32_t *out1, int32_t *out2)
 123              		.loc 2 662 36 view .LVU29
 124              	.LBB137:
 663:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 125              		.loc 2 664 5 view .LVU30
 126              	.LBB138:
 127              	.LBI138:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 128              		.loc 2 586 30 view .LVU31
 129              	.LBB139:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 130              		.loc 2 588 5 view .LVU32
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 131              		.loc 2 589 5 view .LVU33
 132 003c 019B     		ldr	r3, [sp, #4]
 133 003e 53F8042B 		ldr	r2, [r3], #4	@ unaligned
 134 0042 0193     		str	r3, [sp, #4]
 135              	.LVL10:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 136              		.loc 2 590 5 view .LVU34
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 137              		.loc 2 592 5 view .LVU35
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 138              		.loc 2 592 5 is_stmt 0 view .LVU36
 139              	.LBE139:
 140              	.LBE138:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 141              		.loc 2 665 5 is_stmt 1 view .LVU37
 142              	.LBB140:
 143              	.LBI140:
 144              		.file 3 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h"
   1:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /*
   2:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-FileCopyrightText: Copyright 2023 Arm Limited and/or its affiliates <open-source-office@arm
   3:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
ARM GAS  /tmp/ccthmfTm.s 			page 17


   4:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * SPDX-License-Identifier: Apache-2.0
   5:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
   6:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * not use this file except in compliance with the License.
   8:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * You may obtain a copy of the License at
   9:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  10:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  12:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Unless required by applicable law or agreed to in writing, software
  13:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * See the License for the specific language governing permissions and
  16:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * limitations under the License.
  17:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  18:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  19:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* ----------------------------------------------------------------------
  20:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Project:      CMSIS NN Library
  21:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Title:        arm_nn_compiler.h
  22:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Description:  Generic compiler header
  23:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  24:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Date:        31 January 2023
  25:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * $Revision:    V.1.1.0
  26:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  27:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * Target :  Arm(R) M-Profile Architecture
  28:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * -------------------------------------------------------------------- */
  29:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  30:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #ifndef ARM_NN_COMPILER_H
  31:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #define ARM_NN_COMPILER_H
  32:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #include <stdint.h>
  33:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  34:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
  35:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  36:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Arm C-Language Extension(ACLE) Includes
  37:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
  38:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
  39:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  40:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  41:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  42:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  43:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  44:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  45:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  46:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE __inline
  47:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  48:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  49:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  50:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  51:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  52:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline
  53:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  54:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  55:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
  56:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  57:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  58:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__ICCARM__)
  59:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  60:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // #warning IAR support is not tested
ARM GAS  /tmp/ccthmfTm.s 			page 18


  61:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  62:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  63:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  64:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
  65:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
  66:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  67:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  68:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
  69:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  70:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __FORCEINLINE
  71:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __FORCEINLINE _Pragma("inline=forced")
  72:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  73:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  74:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE
  75:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  76:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
  77:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT restrict
  78:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  79:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  80:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(_MSC_VER)
  81:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  82:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Build for non Arm Cortex-M processors is not tested or supported.
  83:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Use this section to stub any macros or intrinsics
  84:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #warning Unsupported compiler
  85:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
  86:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE static __forceinline
  87:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  88:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
  89:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static __inline
  90:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  91:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ALIGNED
  92:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ALIGNED(x) __declspec(align(x))
  93:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
  94:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  95:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
  96:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
  97:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __ASM
  98:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __ASM __asm
  99:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 100:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __INLINE
 101:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __INLINE inline
 102:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 103:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_INLINE
 104:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_INLINE static inline
 105:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 106:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __STATIC_FORCEINLINE
 107:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline
 108:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 109:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #ifndef __RESTRICT
 110:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define __RESTRICT __restrict
 111:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 112:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 113:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #else
 114:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 115:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #error Unsupported compiler. Add support as needed
 116:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 117:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
ARM GAS  /tmp/ccthmfTm.s 			page 19


 118:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 119:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 120:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 121:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief Compiler specific diagnostic adjustment / fixes if applicable
 122:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 123:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 124:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 125:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: __ARM_ARCH is used with M-profile architecture as the target here.
 126:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__GNUC__)
 127:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if (__GNUC__ == 12 && (__GNUC_MINOR__ <= 2)) && defined(__ARM_ARCH)
 128:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // Workaround for 'Internal Compiler Error' on Arm GNU Toolchain rel 12.2.x
 129:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // https://gcc.gnu.org/pipermail/gcc-patches/2022-December/607963.html
 130:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ARM_GCC_12_2_ICE
 131:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #endif
 132:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 133:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 134:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if ((__ARM_FEATURE_MVE & 3) == 3) || (__ARM_FEATURE_MVE & 1)
 135:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_mve.h>
 136:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 137:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 138:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARM_ARCH) || defined(__ARM_ACLE)
 139:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #include <arm_acle.h>
 140:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 141:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 142:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 143:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 144:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  * @brief ACLE and Intrinsics
 145:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  *
 146:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 147:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 148:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Have __GNUC__, that is used to check for GCC , checks at the end
 149:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // as __GNUC__ is defined by non-GCC compilers as well
 150:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 151:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /* Common intrinsics for all architectures */
 152:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 153:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define CLZ __clz
 154:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #elif defined(__GNUC__)
 155:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** /**
 156:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \brief   Count leading zeros
 157:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \details Counts the number of leading zeros of a data value.
 158:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \param [in]  value  Value to count the leading zeros
 159:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****   \return             number of leading zeros in value
 160:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****  */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint8_t CLZ(uint32_t value)
 162:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 164:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        __builtin_clz(0) is undefined behaviour, so handle this case specially.
 165:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        This guarantees Arm-compatible results if compiling on a non-Arm
 166:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        target, and ensures the compiler doesn't decide to activate any
 167:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        optimisations using the logic "value was passed to __builtin_clz, so it
 168:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        is non-zero".
 169:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 170:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****        single CLZ instruction.
 171:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****      */
 172:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (value == 0U)
 173:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 174:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return 32U;
ARM GAS  /tmp/ccthmfTm.s 			page 20


 175:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return __builtin_clz(value);
 177:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 178:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #endif
 179:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 180:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // ACLE intrinsics under groups __ARM_FEATURE_QBIT, __ARM_FEATURE_DSP , __ARM_FEATURE_SAT, __ARM_FE
 181:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 182:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // Note: Just __ARM_FEATURE_DSP is checked to collect all intrinsics from the above mentioned group
 183:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 184:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** #if (defined(__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 185:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 186:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Common intrinsics
 187:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLABB __smlabb
 188:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SMLATT __smlatt
 189:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QADD __qadd
 190:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB8 __qsub8
 191:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define QSUB16 __qsub16
 192:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #define SADD16 __sadd16
 193:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 194:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     // Compiler specifc variants of intrinsics. Create a new section or file for IAR if needed
 195:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #if defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) || defined(__ICCARM__)
 196:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 197:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULBB __smulbb
 198:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMULTT __smultt
 199:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define ROR __ror
 200:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16 __sxtb16
 201:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16 __sxtab16
 202:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTB16_RORn(ARG1, ARG2) SXTB16(ROR(ARG1, ARG2))
 203:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SXTAB16_RORn(ARG1, ARG2, ARG3) SXTAB16(ARG1, ROR(ARG2, ARG3))
 204:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define SMLAD __smlad
 205:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         // PKH<XY> translates into pkh<xy> on AC6
 206:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 207:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL
 208:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 209:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             (((((uint32_t)(ARG1))) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL
 210:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 211:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     #elif defined(__GNUC__)
 212:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 213:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHBT(ARG1, ARG2, ARG3)                                                            
 214:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 215:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 216:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __ASM("pkhbt %0, %1, %2, lsl %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(ARG3
 217:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 218:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 219:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         #define PKHTB(ARG1, ARG2, ARG3)                                                            
 220:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             __extension__({                                                                        
 221:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2);                                  
 222:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 if (ARG3 == 0)                                                                     
 223:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2));            
 224:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 else                                                                               
 225:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                     __ASM("pkhtb %0, %1, %2, asr %3" : "=r"(__RES) : "r"(__ARG1), "r"(__ARG2), "I"(
 226:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****                 __RES;                                                                             
 227:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****             })
 228:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 229:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTAB16(uint32_t op1, uint32_t op2)
 230:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 231:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
ARM GAS  /tmp/ccthmfTm.s 			page 21


 232:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 233:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtab16 %0, %1, %2" : "=r"(result) : "r"(op1), "r"(op2));
 234:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 235:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 236:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16(uint32_t op1)
 238:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 240:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM("sxtb16 %0, %1" : "=r"(result) : "r"(op1));
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 243:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 244:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 245:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** // __smlad is defined by GCC, but results in a performance drop(Tested on Arm GNU Toolchain version
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SMLAD(uint32_t op1, uint32_t op2, uint32_t op3)
 247:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 249:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     __ASM volatile("smlad %0, %1, %2, %3" : "=r"(result) : "r"(op1), "r"(op2), "r"(op3));
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 252:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 253:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 254:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t ROR(uint32_t op1, uint32_t op2)
 255:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 256:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     op2 %= 32U;
 257:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (op2 == 0U)
 258:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 259:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         return op1;
 260:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 261:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (op1 >> op2) | (op1 << (32U - op2));
 262:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 263:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** __STATIC_FORCEINLINE uint32_t SXTB16_RORn(uint32_t op1, uint32_t rotate)
 145              		.loc 3 264 31 view .LVU38
 146              	.LBB141:
 265:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     uint32_t result;
 147              		.loc 3 266 5 view .LVU39
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 148              		.loc 3 267 5 view .LVU40
 268:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         __ASM volatile("sxtb16 %0, %1, ROR %2" : "=r"(result) : "r"(op1), "i"(rotate));
 149              		.loc 3 269 9 view .LVU41
 150              		.syntax unified
 151              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 152 0044 2FFA92F3 		sxtb16 r3, r2, ROR #8
 153              	@ 0 "" 2
 154              	.LVL11:
 270:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 271:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     else
 272:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 273:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****         result = SXTB16(ROR(op1, rotate));
 274:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 275:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return result;
 155              		.loc 3 275 5 view .LVU42
 156              		.loc 3 275 5 is_stmt 0 view .LVU43
 157              		.thumb
ARM GAS  /tmp/ccthmfTm.s 			page 22


 158              		.syntax unified
 159              	.LBE141:
 160              	.LBE140:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 161              		.loc 2 666 5 is_stmt 1 view .LVU44
 162              	.LBB142:
 163              	.LBI142:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 164              		.loc 3 237 31 view .LVU45
 165              	.LBB143:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 166              		.loc 3 239 5 view .LVU46
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 167              		.loc 3 241 5 view .LVU47
 168              		.syntax unified
 169              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 170 0048 2FFA82F2 		sxtb16 r2, r2
 171              	@ 0 "" 2
 172              	.LVL12:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 173              		.loc 3 242 5 view .LVU48
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 174              		.loc 3 242 5 is_stmt 0 view .LVU49
 175              		.thumb
 176              		.syntax unified
 177              	.LBE143:
 178              	.LBE142:
 667:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 668:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 179              		.loc 2 669 5 is_stmt 1 view .LVU50
 180              	.LBB144:
 181              		.loc 2 669 23 view .LVU51
 182              		.loc 2 669 23 view .LVU52
 183              		.loc 2 669 23 view .LVU53
 184              		.syntax unified
 185              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 186 004c C3EA2248 		pkhtb r8, r3, r2, asr #16
 187              	@ 0 "" 2
 188              	.LVL13:
 189              		.loc 2 669 23 view .LVU54
 190              		.loc 2 669 23 is_stmt 0 view .LVU55
 191              		.thumb
 192              		.syntax unified
 193              	.LBE144:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 194              		.loc 2 670 5 is_stmt 1 view .LVU56
 195              	.LBB145:
 196              		.loc 2 670 23 view .LVU57
 197              		.loc 2 670 23 view .LVU58
 198              		.syntax unified
 199              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 200 0050 C2EA0342 		pkhbt r2, r2, r3, lsl #16
 201              	@ 0 "" 2
 202              	.LVL14:
 203              		.loc 2 670 23 view .LVU59
 204              		.loc 2 670 23 is_stmt 0 view .LVU60
ARM GAS  /tmp/ccthmfTm.s 			page 23


 205              		.thumb
 206              		.syntax unified
 207              	.LBE145:
 671:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 672:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHTB(inAbuf1, inAbuf2, 16));
 673:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 674:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 675:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 208              		.loc 2 676 5 is_stmt 1 view .LVU61
 209              		.loc 2 676 5 is_stmt 0 view .LVU62
 210              	.LBE137:
 211              	.LBE136:
  92:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ip_a1 = read_and_pad(ip_a1, &a11, &a12);
 212              		.loc 1 92 13 is_stmt 1 view .LVU63
 213              	.LBB146:
 214              	.LBI146:
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 215              		.loc 2 662 36 view .LVU64
 216              	.LBB147:
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 217              		.loc 2 664 5 view .LVU65
 218              	.LBB148:
 219              	.LBI148:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 220              		.loc 2 586 30 view .LVU66
 221              	.LBB149:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 222              		.loc 2 588 5 view .LVU67
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 223              		.loc 2 589 5 view .LVU68
 224 0054 029C     		ldr	r4, [sp, #8]
 225 0056 54F8043B 		ldr	r3, [r4], #4	@ unaligned
 226              	.LVL15:
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
 227              		.loc 2 589 5 is_stmt 0 view .LVU69
 228 005a 0294     		str	r4, [sp, #8]
 229              	.LVL16:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 230              		.loc 2 590 5 is_stmt 1 view .LVU70
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 231              		.loc 2 592 5 view .LVU71
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 232              		.loc 2 592 5 is_stmt 0 view .LVU72
 233              	.LBE149:
 234              	.LBE148:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 235              		.loc 2 665 5 is_stmt 1 view .LVU73
 236              	.LBB150:
 237              	.LBI150:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 238              		.loc 3 264 31 view .LVU74
 239              	.LBB151:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 240              		.loc 3 266 5 view .LVU75
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 241              		.loc 3 267 5 view .LVU76
ARM GAS  /tmp/ccthmfTm.s 			page 24


 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 242              		.loc 3 269 9 view .LVU77
 243              		.syntax unified
 244              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 245 005c 2FFA93FB 		sxtb16 fp, r3, ROR #8
 246              	@ 0 "" 2
 247              	.LVL17:
 248              		.loc 3 275 5 view .LVU78
 249              		.loc 3 275 5 is_stmt 0 view .LVU79
 250              		.thumb
 251              		.syntax unified
 252              	.LBE151:
 253              	.LBE150:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 254              		.loc 2 666 5 is_stmt 1 view .LVU80
 255              	.LBB152:
 256              	.LBI152:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 257              		.loc 3 237 31 view .LVU81
 258              	.LBB153:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 259              		.loc 3 239 5 view .LVU82
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 260              		.loc 3 241 5 view .LVU83
 261              		.syntax unified
 262              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 263 0060 2FFA83F3 		sxtb16 r3, r3
 264              	@ 0 "" 2
 265              	.LVL18:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 266              		.loc 3 242 5 view .LVU84
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 267              		.loc 3 242 5 is_stmt 0 view .LVU85
 268              		.thumb
 269              		.syntax unified
 270              	.LBE153:
 271              	.LBE152:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 272              		.loc 2 669 5 is_stmt 1 view .LVU86
 273              	.LBB154:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 274              		.loc 2 669 23 view .LVU87
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 275              		.loc 2 669 23 view .LVU88
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 276              		.loc 2 669 23 view .LVU89
 277              		.syntax unified
 278              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 279 0064 CBEA234C 		pkhtb ip, fp, r3, asr #16
 280              	@ 0 "" 2
 281              	.LVL19:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 282              		.loc 2 669 23 view .LVU90
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 283              		.loc 2 669 23 is_stmt 0 view .LVU91
 284              		.thumb
 285              		.syntax unified
ARM GAS  /tmp/ccthmfTm.s 			page 25


 286              	.LBE154:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 287              		.loc 2 670 5 is_stmt 1 view .LVU92
 288              	.LBB155:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 289              		.loc 2 670 23 view .LVU93
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 290              		.loc 2 670 23 view .LVU94
 291              		.syntax unified
 292              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 293 0068 C3EA0B43 		pkhbt r3, r3, fp, lsl #16
 294              	@ 0 "" 2
 295              	.LVL20:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 296              		.loc 2 670 23 view .LVU95
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 297              		.loc 2 670 23 is_stmt 0 view .LVU96
 298              		.thumb
 299              		.syntax unified
 300              	.LBE155:
 301              		.loc 2 676 5 is_stmt 1 view .LVU97
 302              		.loc 2 676 5 is_stmt 0 view .LVU98
 303              	.LBE147:
 304              	.LBE146:
  93:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  94:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = SMLAD(a01, b0, ch_0_out_0);
 305              		.loc 1 94 13 is_stmt 1 view .LVU99
 306              	.LBB156:
 307              	.LBI156:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 308              		.loc 3 246 31 view .LVU100
 309              	.LBB157:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 310              		.loc 3 248 5 view .LVU101
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 311              		.loc 3 250 5 view .LVU102
 312              		.syntax unified
 313              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 314 006c 22FB0E77 		smlad r7, r2, lr, r7
 315              	@ 0 "" 2
 316              	.LVL21:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 317              		.loc 3 251 5 view .LVU103
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 318              		.loc 3 251 5 is_stmt 0 view .LVU104
 319              		.thumb
 320              		.syntax unified
 321              	.LBE157:
 322              	.LBE156:
  95:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = SMLAD(a01, b1, ch_0_out_1);
 323              		.loc 1 95 13 is_stmt 1 view .LVU105
 324              	.LBB158:
 325              	.LBI158:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 326              		.loc 3 246 31 view .LVU106
 327              	.LBB159:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccthmfTm.s 			page 26


 328              		.loc 3 248 5 view .LVU107
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 329              		.loc 3 250 5 view .LVU108
 330              		.syntax unified
 331              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 332 0070 22FB0952 		smlad r2, r2, r9, r5
 333              	@ 0 "" 2
 334              	.LVL22:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 335              		.loc 3 251 5 view .LVU109
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 336              		.loc 3 251 5 is_stmt 0 view .LVU110
 337              		.thumb
 338              		.syntax unified
 339              	.LBE159:
 340              	.LBE158:
  96:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_0 = SMLAD(a11, b0, ch_1_out_0);
 341              		.loc 1 96 13 is_stmt 1 view .LVU111
 342              	.LBB160:
 343              	.LBI160:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 344              		.loc 3 246 31 view .LVU112
 345              	.LBB161:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 346              		.loc 3 248 5 view .LVU113
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 347              		.loc 3 250 5 view .LVU114
 348 0074 039C     		ldr	r4, [sp, #12]
 349              	.LVL23:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 350              		.loc 3 250 5 is_stmt 0 view .LVU115
 351              		.syntax unified
 352              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 353 0076 23FB0E44 		smlad r4, r3, lr, r4
 354              	@ 0 "" 2
 355              	.LVL24:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 356              		.loc 3 251 5 is_stmt 1 view .LVU116
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 357              		.loc 3 251 5 is_stmt 0 view .LVU117
 358              		.thumb
 359              		.syntax unified
 360              	.LBE161:
 361              	.LBE160:
  97:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 = SMLAD(a11, b1, ch_1_out_1);
 362              		.loc 1 97 13 is_stmt 1 view .LVU118
 363              	.LBB162:
 364              	.LBI162:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 365              		.loc 3 246 31 view .LVU119
 366              	.LBB163:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 367              		.loc 3 248 5 view .LVU120
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 368              		.loc 3 250 5 view .LVU121
 369              		.syntax unified
 370              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
ARM GAS  /tmp/ccthmfTm.s 			page 27


 371 007a 23FB09A3 		smlad r3, r3, r9, r10
 372              	@ 0 "" 2
 373              	.LVL25:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 374              		.loc 3 251 5 view .LVU122
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 375              		.loc 3 251 5 is_stmt 0 view .LVU123
 376              		.thumb
 377              		.syntax unified
 378              	.LBE163:
 379              	.LBE162:
  98:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
  99:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             b0 = arm_nn_read_q15x2_ia(&ip_b0);
 380              		.loc 1 99 13 is_stmt 1 view .LVU124
 381              	.LBB164:
 382              	.LBI164:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 383              		.loc 2 571 30 view .LVU125
 384              	.LBB165:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 385              		.loc 2 573 5 view .LVU126
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 386              		.loc 2 575 5 view .LVU127
 387 007e D0F804E0 		ldr	lr, [r0, #4]	@ unaligned
 388              	.LVL26:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 389              		.loc 2 576 5 view .LVU128
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 390              		.loc 2 576 13 is_stmt 0 view .LVU129
 391 0082 0830     		adds	r0, r0, #8
 392              	.LVL27:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 393              		.loc 2 578 5 is_stmt 1 view .LVU130
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 394              		.loc 2 578 5 is_stmt 0 view .LVU131
 395              	.LBE165:
 396              	.LBE164:
 100:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             b1 = arm_nn_read_q15x2_ia(&ip_b1);
 397              		.loc 1 100 13 is_stmt 1 view .LVU132
 398              	.LBB166:
 399              	.LBI166:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 400              		.loc 2 571 30 view .LVU133
 401              	.LBB167:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 402              		.loc 2 573 5 view .LVU134
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 403              		.loc 2 575 5 view .LVU135
 404 0084 D1F804A0 		ldr	r10, [r1, #4]	@ unaligned
 405              	.LVL28:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 406              		.loc 2 576 5 view .LVU136
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 407              		.loc 2 576 13 is_stmt 0 view .LVU137
 408 0088 0831     		adds	r1, r1, #8
 409              	.LVL29:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
ARM GAS  /tmp/ccthmfTm.s 			page 28


 410              		.loc 2 578 5 is_stmt 1 view .LVU138
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 411              		.loc 2 578 5 is_stmt 0 view .LVU139
 412              	.LBE167:
 413              	.LBE166:
 101:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 102:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = SMLAD(a02, b0, ch_0_out_0);
 414              		.loc 1 102 13 is_stmt 1 view .LVU140
 415              	.LBB168:
 416              	.LBI168:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 417              		.loc 3 246 31 view .LVU141
 418              	.LBB169:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 419              		.loc 3 248 5 view .LVU142
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 420              		.loc 3 250 5 view .LVU143
 421              		.syntax unified
 422              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 423 008a 28FB0E77 		smlad r7, r8, lr, r7
 424              	@ 0 "" 2
 425              	.LVL30:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 426              		.loc 3 251 5 view .LVU144
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 427              		.loc 3 251 5 is_stmt 0 view .LVU145
 428              		.thumb
 429              		.syntax unified
 430              	.LBE169:
 431              	.LBE168:
 103:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = SMLAD(a02, b1, ch_0_out_1);
 432              		.loc 1 103 13 is_stmt 1 view .LVU146
 433              	.LBB170:
 434              	.LBI170:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 435              		.loc 3 246 31 view .LVU147
 436              	.LBB171:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 437              		.loc 3 248 5 view .LVU148
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 438              		.loc 3 250 5 view .LVU149
 439              		.syntax unified
 440              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 441 008e 28FB0A25 		smlad r5, r8, r10, r2
 442              	@ 0 "" 2
 443              	.LVL31:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 444              		.loc 3 251 5 view .LVU150
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 445              		.loc 3 251 5 is_stmt 0 view .LVU151
 446              		.thumb
 447              		.syntax unified
 448              	.LBE171:
 449              	.LBE170:
 104:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_0 = SMLAD(a12, b0, ch_1_out_0);
 450              		.loc 1 104 13 is_stmt 1 view .LVU152
 451              	.LBB172:
ARM GAS  /tmp/ccthmfTm.s 			page 29


 452              	.LBI172:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 453              		.loc 3 246 31 view .LVU153
 454              	.LBB173:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 455              		.loc 3 248 5 view .LVU154
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 456              		.loc 3 250 5 view .LVU155
 457              		.syntax unified
 458              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 459 0092 2CFB0E44 		smlad r4, ip, lr, r4
 460              	@ 0 "" 2
 461              	.LVL32:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 462              		.loc 3 251 5 view .LVU156
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 463              		.loc 3 251 5 is_stmt 0 view .LVU157
 464              		.thumb
 465              		.syntax unified
 466              	.LBE173:
 467              	.LBE172:
 468              		.loc 1 104 24 view .LVU158
 469 0096 0394     		str	r4, [sp, #12]
 470              	.LVL33:
 105:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 = SMLAD(a12, b1, ch_1_out_1);
 471              		.loc 1 105 13 is_stmt 1 view .LVU159
 472              	.LBB174:
 473              	.LBI174:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 474              		.loc 3 246 31 view .LVU160
 475              	.LBB175:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 476              		.loc 3 248 5 view .LVU161
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 477              		.loc 3 250 5 view .LVU162
 478              		.syntax unified
 479              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 480 0098 2CFB0A3A 		smlad r10, ip, r10, r3
 481              	@ 0 "" 2
 482              	.LVL34:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 483              		.loc 3 251 5 view .LVU163
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 484              		.loc 3 251 5 is_stmt 0 view .LVU164
 485              		.thumb
 486              		.syntax unified
 487              	.LBE175:
 488              	.LBE174:
 106:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 107:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             col_count--;
 489              		.loc 1 107 13 is_stmt 1 view .LVU165
 490              		.loc 1 107 22 is_stmt 0 view .LVU166
 491 009c 013E     		subs	r6, r6, #1
 492              	.LVL35:
 493              		.loc 1 107 22 view .LVU167
 494 009e B6B2     		uxth	r6, r6
 495              	.LVL36:
ARM GAS  /tmp/ccthmfTm.s 			page 30


 496              	.L4:
 497              		.loc 1 107 22 view .LVU168
 498              	.LBE177:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 499              		.loc 1 85 15 is_stmt 1 view .LVU169
 500 00a0 002E     		cmp	r6, #0
 501 00a2 C7D1     		bne	.L5
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 502              		.loc 1 85 15 is_stmt 0 view .LVU170
 503 00a4 039C     		ldr	r4, [sp, #12]
 108:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         } /* while over col_count */
 109:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         col_count = num_col_a & 0x3;
 504              		.loc 1 109 9 is_stmt 1 view .LVU171
 505              		.loc 1 109 19 is_stmt 0 view .LVU172
 506 00a6 059B     		ldr	r3, [sp, #20]
 507 00a8 03F00303 		and	r3, r3, #3
 508              	.LVL37:
 110:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #else
 111:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         uint16_t col_count = num_col_a;
 112:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #endif
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         while (col_count)
 509              		.loc 1 113 9 is_stmt 1 view .LVU173
 510 00ac 029A     		ldr	r2, [sp, #8]
 511              		.loc 1 113 15 is_stmt 0 view .LVU174
 512 00ae 13E0     		b	.L6
 513              	.LVL38:
 514              	.L7:
 515              	.LBB178:
 114:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int8_t a0 = *ip_a0++;
 516              		.loc 1 115 13 is_stmt 1 view .LVU175
 517              		.loc 1 115 31 is_stmt 0 view .LVU176
 518 00b0 019E     		ldr	r6, [sp, #4]
 519              	.LVL39:
 520              		.loc 1 115 20 view .LVU177
 521 00b2 16F901EB 		ldrsb	lr, [r6], #1
 522              	.LVL40:
 116:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b0 = *ip_b0++;
 523              		.loc 1 116 13 is_stmt 1 view .LVU178
 524              		.loc 1 116 21 is_stmt 0 view .LVU179
 525 00b6 30F9028B 		ldrsh	r8, [r0], #2
 526              	.LVL41:
 117:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int8_t a1 = *ip_a1++;
 527              		.loc 1 117 13 is_stmt 1 view .LVU180
 528              		.loc 1 117 20 is_stmt 0 view .LVU181
 529 00ba 12F9019B 		ldrsb	r9, [r2], #1
 530              	.LVL42:
 118:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b1 = *ip_b1++;
 531              		.loc 1 118 13 is_stmt 1 view .LVU182
 532              		.loc 1 118 21 is_stmt 0 view .LVU183
 533 00be 31F902CB 		ldrsh	ip, [r1], #2
 534              	.LVL43:
 119:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 120:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 += a0 * b0;
 535              		.loc 1 120 13 is_stmt 1 view .LVU184
 536              		.loc 1 120 24 is_stmt 0 view .LVU185
 537 00c2 08FB0E77 		mla	r7, r8, lr, r7
ARM GAS  /tmp/ccthmfTm.s 			page 31


 538              	.LVL44:
 121:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 += a0 * b1;
 539              		.loc 1 121 13 is_stmt 1 view .LVU186
 540              		.loc 1 121 24 is_stmt 0 view .LVU187
 541 00c6 0CFB0E55 		mla	r5, ip, lr, r5
 542              	.LVL45:
 122:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_0 += a1 * b0;
 543              		.loc 1 122 13 is_stmt 1 view .LVU188
 544              		.loc 1 122 24 is_stmt 0 view .LVU189
 545 00ca 09FB0844 		mla	r4, r9, r8, r4
 546              	.LVL46:
 123:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 += a1 * b1;
 547              		.loc 1 123 13 is_stmt 1 view .LVU190
 548              		.loc 1 123 24 is_stmt 0 view .LVU191
 549 00ce 09FB0CAA 		mla	r10, r9, ip, r10
 550              	.LVL47:
 124:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             col_count--;
 551              		.loc 1 124 13 is_stmt 1 view .LVU192
 552              		.loc 1 124 22 is_stmt 0 view .LVU193
 553 00d2 013B     		subs	r3, r3, #1
 554              	.LVL48:
 555              		.loc 1 124 22 view .LVU194
 556 00d4 9BB2     		uxth	r3, r3
 557              	.LVL49:
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b0 = *ip_b0++;
 558              		.loc 1 115 31 view .LVU195
 559 00d6 0196     		str	r6, [sp, #4]
 560              	.LVL50:
 561              	.L6:
 115:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b0 = *ip_b0++;
 562              		.loc 1 115 31 view .LVU196
 563              	.LBE178:
 113:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 564              		.loc 1 113 15 is_stmt 1 view .LVU197
 565 00d8 002B     		cmp	r3, #0
 566 00da E9D1     		bne	.L7
 125:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         } /* while over col_count */
 126:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 127:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 567              		.loc 1 127 9 view .LVU198
 568              		.loc 1 127 22 is_stmt 0 view .LVU199
 569 00dc 169B     		ldr	r3, [sp, #88]
 570              	.LVL51:
 571              		.loc 1 127 22 view .LVU200
 572 00de D3F80080 		ldr	r8, [r3]
 573 00e2 049B     		ldr	r3, [sp, #16]
 574 00e4 D3F800C0 		ldr	ip, [r3]
 575              	.LVL52:
 576              	.LBB179:
 577              	.LBI179:
 677:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 678:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 679:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 680:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one s8 word into two s16 words with reordering
 681:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 682:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 683:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE const int8_t *read_and_pad_reordered(const int8_t *source, int32_t *out1, int3
ARM GAS  /tmp/ccthmfTm.s 			page 32


 684:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 685:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inA = arm_nn_read_s8x4_ia(&source);
 686:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #ifndef ARM_MATH_BIG_ENDIAN
 687:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(ROR((uint32_t)inA, 8));
 688:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(inA);
 689:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 690:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = SXTB16(ROR((uint32_t)inA, 8));
 691:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out2 = SXTB16(inA);
 692:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #endif
 693:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 694:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return source;
 695:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 696:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 697:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 698:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 699:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 700:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Matrix-multiplication function for convolution with per-channel requantization.
 701:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_a     pointer to operand A
 702:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       input_b     pointer to operand B, always consists of 2 vectors.
 703:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_ch   number of rows of A
 704:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_shift  pointer to per output channel requantization shift parameter.
 705:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_mult   pointer to per output channel requantization multiplier parameter.
 706:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       out_offset      output tensor offset.
 707:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_min   minimum value to clamp the output to. Range : int8
 708:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       activation_max   maximum value to clamp the output to. Range : int8
 709:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       num_col_a   number of columns of A
 710:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       output_bias per output channel bias. Range : int32
 711:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in,out]   out_0       pointer to output
 712:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return     The function returns one of the two
 713:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              1. The incremented output pointer for a successful operation or
 714:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *              2. NULL if implementation is not available.
 715:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 716:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @details   This function does the matrix multiplication of weight matrix for all output channels
 717:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            with 2 columns from im2col and produces two elements/output_channel. The outputs are
 718:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            clamped in the range provided by activation min and max.
 719:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *            Supported framework: TensorFlow Lite micro.
 720:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 721:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** int8_t *arm_nn_mat_mult_kernel_s8_s16(const int8_t *input_a,
 722:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t *input_b,
 723:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t output_ch,
 724:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_shift,
 725:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *out_mult,
 726:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t out_offset,
 727:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_min,
 728:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int16_t activation_max,
 729:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const uint16_t num_col_a,
 730:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       const int32_t *const output_bias,
 731:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                                       int8_t *out_0);
 732:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 733:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 734:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief Common softmax function for s8 input and s8 or s16 output
 735:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  input          Pointer to the input tensor
 736:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  num_rows       Number of rows in the input tensor
 737:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  row_size       Number of elements in each input row
 738:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  mult           Input quantization multiplier
 739:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  shift          Input quantization shift within the range [0, 31]
 740:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  diff_min       Minimum difference with max in row. Used to check if
ARM GAS  /tmp/ccthmfTm.s 			page 33


 741:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                            the quantized exponential operation can be performed
 742:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]  int16_output   Indicating s8 output if 0 else s16 output
 743:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[out] output         Pointer to the output tensor
 744:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 745:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note Supported framework: TensorFlow Lite micro (bit-accurate)
 746:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 747:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 748:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** void arm_nn_softmax_common_s8(const int8_t *input,
 749:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t num_rows,
 750:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t row_size,
 751:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t mult,
 752:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t shift,
 753:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const int32_t diff_min,
 754:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               const bool int16_output,
 755:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****                               void *output);
 756:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 757:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 758:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief macro for adding rounding offset
 759:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 760:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifndef ARM_NN_TRUNCATE
 761:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) ((0x1 << out_shift) >> 1)
 762:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 763:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #define NN_ROUND(out_shift) 0
 764:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #endif
 765:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 766:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** // Macros for shortening quantization functions' names and avoid long lines
 767:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT(a, b) arm_nn_doubling_high_mult((a), (b))
 768:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_SAT_MVE(a, b) arm_doubling_high_mult_mve_32x4((a), (b))
 769:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define MUL_POW2(a, b) arm_nn_mult_by_power_of_two((a), (b))
 770:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2(a, b) arm_nn_divide_by_power_of_two((a), (b))
 772:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define DIV_POW2_MVE(a, b) arm_divide_by_power_of_two_mve((a), (b))
 773:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 774:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define EXP_ON_NEG(x) arm_nn_exp_on_negative_values((x))
 775:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #define ONE_OVER1(x) arm_nn_one_over_one_plus_x_for_x_in_0_1((x))
 776:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 777:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 778:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Saturating doubling high multiply. Result matches
 779:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  NEON instruction VQRDMULH.
 780:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 781:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier. Range: {NN_Q31_MIN, NN_Q31_MAX}
 782:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 783:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 784:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 785:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult(const int32_t m1, const int32_t m2)
 786:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 787:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 788:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 789:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int64_t mult = 1 << 30;
 790:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 791:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 < 0) ^ (m2 < 0))
 792:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 793:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         mult = 1 - mult;
 794:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 795:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 796:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult = mult + (int64_t)m1 * m2;
 797:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccthmfTm.s 			page 34


 798:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 799:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 800:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult / (1ll << 31));
 801:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 802:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if ((m1 == m2) && (m1 == (int32_t)NN_Q31_MIN))
 803:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 804:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result = NN_Q31_MAX;
 805:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 806:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 807:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 808:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 809:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 810:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Doubling high multiply without saturation. This is intended
 811:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  for requantization where the scale is a positive integer
 812:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 813:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m1        Multiplicand. Range: {NN_Q31_MIN, NN_Q31_MAX}
 814:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       m2        Multiplier Range: {NN_Q31_MIN, NN_Q31_MAX}
 815:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Result of multiplication.
 816:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @note            The result of this matches that of neon instruction
 817:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  VQRDMULH for m1 in range {NN_Q31_MIN, NN_Q31_MAX} and m2 in
 818:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  range {NN_Q31_MIN + 1, NN_Q31_MAX}. Saturation occurs when
 819:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  m1 equals m2 equals NN_Q31_MIN and that is not handled by
 820:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                  this function.
 821:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 822:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_doubling_high_mult_no_sat(const int32_t m1, const int32_t m2)
 824:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 827:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 828:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Rounding offset to add for a right shift of 31
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.low = 1 << 30;
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 831:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 832:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Gets resolved as a SMLAL instruction
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.long_long = mult.long_long + (int64_t)m1 * m2;
 834:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 835:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Utilize all of the upper 32 bits. This is the doubling step
 836:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // as well.
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (int32_t)(mult.long_long >> 31);
 838:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 840:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 841:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 842:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 843:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Rounding divide by power of two.
 844:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       dividend - Dividend
 845:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       exponent - Divisor = power(2, exponent)
 846:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *                             Range: [0, 31]
 847:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Rounded result of division. Midpoint is rounded away from zero.
 848:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 849:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_divide_by_power_of_two(const int32_t dividend, const int32_t ex
 851:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = 0;
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/ccthmfTm.s 			page 35


 855:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 856:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Basic division
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = dividend >> exponent;
 858:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 859:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     // Adjust 'result' for rounding (mid point away from zero)
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t threshold = remainder_mask >> 1;
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 862:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         threshold++;
 864:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (remainder > threshold)
 866:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****         result++;
 868:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 869:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 871:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 873:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** /**
 874:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @brief           Requantize a given value.
 875:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       val         Value to be requantized
 876:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       multiplier  multiplier. Range {NN_Q31_MIN + 1, Q32_MAX}
 877:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @param[in]       shift       left or right shift for 'val * multiplier'
 878:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 879:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  * @return          Returns (val * multiplier)/(2 ^ shift)
 880:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  *
 881:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****  */
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE int32_t arm_nn_requantize(const int32_t val, const int32_t multiplier, const i
 578              		.loc 2 882 30 is_stmt 1 view .LVU201
 579              	.LBB180:
 883:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #ifdef CMSIS_NN_USE_SINGLE_ROUNDING
 885:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t total_shift = 31 - shift;
 886:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int64_t new_val = val * (int64_t)multiplier;
 887:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 888:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t result = new_val >> (total_shift - 1);
 889:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     result = (result + 1) >> 1;
 890:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 891:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return result;
 892:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** #else
 893:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     return arm_nn_divide_by_power_of_two(arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(sh
 580              		.loc 2 893 5 view .LVU202
 581              		.loc 2 893 87 is_stmt 0 view .LVU203
 582 00e8 2CEAEC72 		bic	r2, ip, ip, asr #31
 583              	.LVL53:
 584              		.loc 2 893 12 view .LVU204
 585 00ec 9740     		lsls	r7, r7, r2
 586              	.LVL54:
 587              	.LBB181:
 588              	.LBI181:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 589              		.loc 2 823 30 is_stmt 1 view .LVU205
 590              	.LBB182:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 591              		.loc 2 825 5 view .LVU206
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 592              		.loc 2 826 5 view .LVU207
ARM GAS  /tmp/ccthmfTm.s 			page 36


 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 593              		.loc 2 829 5 view .LVU208
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 594              		.loc 2 830 5 view .LVU209
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 595              		.loc 2 833 5 view .LVU210
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 596              		.loc 2 833 26 is_stmt 0 view .LVU211
 597 00ee 4FF08046 		mov	r6, #1073741824
 598 00f2 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 599              		.loc 2 833 39 view .LVU212
 600 00f6 F917     		asrs	r1, r7, #31
 601              	.LVL55:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 602              		.loc 2 833 51 view .LVU213
 603 00f8 4246     		mov	r2, r8
 604 00fa D317     		asrs	r3, r2, #31
 605 00fc 08FB01F1 		mul	r1, r8, r1
 606 0100 07FB0311 		mla	r1, r7, r3, r1
 607 0104 A8FB0789 		umull	r8, r9, r8, r7
 608              	.LVL56:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 609              		.loc 2 833 51 view .LVU214
 610 0108 8944     		add	r9, r9, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 611              		.loc 2 833 37 view .LVU215
 612 010a 16EB0806 		adds	r6, r6, r8
 613 010e 4EEB090E 		adc	lr, lr, r9
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 614              		.loc 2 837 5 is_stmt 1 view .LVU216
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 615              		.loc 2 837 39 is_stmt 0 view .LVU217
 616 0112 F60F     		lsrs	r6, r6, #31
 617 0114 46EA4E0E 		orr	lr, r6, lr, lsl #1
 618              	.LVL57:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 619              		.loc 2 839 5 is_stmt 1 view .LVU218
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 620              		.loc 2 839 5 is_stmt 0 view .LVU219
 621              	.LBE182:
 622              	.LBE181:
 623              		.loc 2 893 12 view .LVU220
 624 0118 BCF1000F 		cmp	ip, #0
 625 011c 40F3FB80 		ble	.L42
 626 0120 4FF0000C 		mov	ip, #0
 627              	.LVL58:
 628              	.L8:
 629              	.LBB183:
 630              	.LBI183:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 631              		.loc 2 850 30 is_stmt 1 view .LVU221
 632              	.LBB184:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 633              		.loc 2 852 5 view .LVU222
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 634              		.loc 2 853 5 view .LVU223
ARM GAS  /tmp/ccthmfTm.s 			page 37


 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 635              		.loc 2 853 39 is_stmt 0 view .LVU224
 636 0124 0123     		movs	r3, #1
 637 0126 03FA0CF3 		lsl	r3, r3, ip
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 638              		.loc 2 853 19 view .LVU225
 639 012a 013B     		subs	r3, r3, #1
 640              	.LVL59:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 641              		.loc 2 854 5 is_stmt 1 view .LVU226
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 642              		.loc 2 854 13 is_stmt 0 view .LVU227
 643 012c 0EEA0302 		and	r2, lr, r3
 644              	.LVL60:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 645              		.loc 2 857 5 is_stmt 1 view .LVU228
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 646              		.loc 2 860 5 view .LVU229
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 647              		.loc 2 860 13 is_stmt 0 view .LVU230
 648 0130 5B10     		asrs	r3, r3, #1
 649              	.LVL61:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 650              		.loc 2 861 5 is_stmt 1 view .LVU231
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 651              		.loc 2 861 8 is_stmt 0 view .LVU232
 652 0132 5EFA0CFC 		asrs	ip, lr, ip
 653              	.LVL62:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 654              		.loc 2 861 8 view .LVU233
 655 0136 00F1F180 		bmi	.L43
 656              	.L9:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 657              		.loc 2 865 5 is_stmt 1 view .LVU234
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 658              		.loc 2 865 8 is_stmt 0 view .LVU235
 659 013a 9A42     		cmp	r2, r3
 660 013c 01DD     		ble	.L10
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 661              		.loc 2 867 9 is_stmt 1 view .LVU236
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 662              		.loc 2 867 15 is_stmt 0 view .LVU237
 663 013e 0CF1010C 		add	ip, ip, #1
 664              	.LVL63:
 665              	.L10:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 666              		.loc 2 870 5 is_stmt 1 view .LVU238
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 667              		.loc 2 870 5 is_stmt 0 view .LVU239
 668              	.LBE184:
 669              	.LBE183:
 670              	.LBE180:
 671              	.LBE179:
 128:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 += out_offset;
 672              		.loc 1 128 9 is_stmt 1 view .LVU240
 673              		.loc 1 128 20 is_stmt 0 view .LVU241
 674 0142 179B     		ldr	r3, [sp, #92]
ARM GAS  /tmp/ccthmfTm.s 			page 38


 675 0144 9C44     		add	ip, ip, r3
 676              	.LVL64:
 129:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 677              		.loc 1 129 9 is_stmt 1 view .LVU242
 678              		.loc 1 129 20 is_stmt 0 view .LVU243
 679 0146 069B     		ldr	r3, [sp, #24]
 680 0148 9C45     		cmp	ip, r3
 681 014a B8BF     		it	lt
 682 014c 9C46     		movlt	ip, r3
 683              	.LVL65:
 130:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 684              		.loc 1 130 9 is_stmt 1 view .LVU244
 685              		.loc 1 130 20 is_stmt 0 view .LVU245
 686 014e 079B     		ldr	r3, [sp, #28]
 687 0150 9C45     		cmp	ip, r3
 688 0152 A8BF     		it	ge
 689 0154 9C46     		movge	ip, r3
 690              	.LVL66:
 131:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_0++ = (int8_t)ch_0_out_0;
 691              		.loc 1 131 9 is_stmt 1 view .LVU246
 692              		.loc 1 131 18 is_stmt 0 view .LVU247
 693 0156 1C9B     		ldr	r3, [sp, #112]
 694 0158 83F800C0 		strb	ip, [r3]
 132:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 133:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 695              		.loc 1 133 9 is_stmt 1 view .LVU248
 696              		.loc 1 133 22 is_stmt 0 view .LVU249
 697 015c 169B     		ldr	r3, [sp, #88]
 698 015e 1A68     		ldr	r2, [r3]
 699 0160 049B     		ldr	r3, [sp, #16]
 700 0162 D3F800E0 		ldr	lr, [r3]
 701              	.LVL67:
 702              	.LBB188:
 703              	.LBI188:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 704              		.loc 2 882 30 is_stmt 1 view .LVU250
 705              	.LBB189:
 706              		.loc 2 893 5 view .LVU251
 707              		.loc 2 893 87 is_stmt 0 view .LVU252
 708 0166 2EEAEE73 		bic	r3, lr, lr, asr #31
 709              		.loc 2 893 12 view .LVU253
 710 016a 9D40     		lsls	r5, r5, r3
 711              	.LVL68:
 712              	.LBB190:
 713              	.LBI190:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 714              		.loc 2 823 30 is_stmt 1 view .LVU254
 715              	.LBB191:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 716              		.loc 2 825 5 view .LVU255
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 717              		.loc 2 826 5 view .LVU256
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 718              		.loc 2 829 5 view .LVU257
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 719              		.loc 2 830 5 view .LVU258
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccthmfTm.s 			page 39


 720              		.loc 2 833 5 view .LVU259
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 721              		.loc 2 833 26 is_stmt 0 view .LVU260
 722 016c 4FF0804C 		mov	ip, #1073741824
 723              	.LVL69:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 724              		.loc 2 833 26 view .LVU261
 725 0170 4FF00008 		mov	r8, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 726              		.loc 2 833 39 view .LVU262
 727 0174 EF17     		asrs	r7, r5, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 728              		.loc 2 833 51 view .LVU263
 729 0176 D117     		asrs	r1, r2, #31
 730 0178 02FB07F3 		mul	r3, r2, r7
 731 017c 05FB0131 		mla	r1, r5, r1, r3
 732 0180 A2FB0523 		umull	r2, r3, r2, r5
 733              	.LVL70:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 734              		.loc 2 833 51 view .LVU264
 735 0184 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 736              		.loc 2 833 37 view .LVU265
 737 0186 1CEB020C 		adds	ip, ip, r2
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 738              		.loc 2 833 37 view .LVU266
 739 018a 48EB0308 		adc	r8, r8, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 740              		.loc 2 837 5 is_stmt 1 view .LVU267
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 741              		.loc 2 837 39 is_stmt 0 view .LVU268
 742 018e 4FEADC7C 		lsr	ip, ip, #31
 743 0192 4CEA4808 		orr	r8, ip, r8, lsl #1
 744              	.LVL71:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 745              		.loc 2 839 5 is_stmt 1 view .LVU269
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 746              		.loc 2 839 5 is_stmt 0 view .LVU270
 747              	.LBE191:
 748              	.LBE190:
 749              		.loc 2 893 12 view .LVU271
 750 0196 BEF1000F 		cmp	lr, #0
 751 019a 40F3C180 		ble	.L44
 752 019e 4FF0000E 		mov	lr, #0
 753              	.LVL72:
 754              	.L11:
 755              	.LBB192:
 756              	.LBI192:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 757              		.loc 2 850 30 is_stmt 1 view .LVU272
 758              	.LBB193:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 759              		.loc 2 852 5 view .LVU273
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 760              		.loc 2 853 5 view .LVU274
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 761              		.loc 2 853 39 is_stmt 0 view .LVU275
ARM GAS  /tmp/ccthmfTm.s 			page 40


 762 01a2 0123     		movs	r3, #1
 763 01a4 03FA0EF3 		lsl	r3, r3, lr
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 764              		.loc 2 853 19 view .LVU276
 765 01a8 013B     		subs	r3, r3, #1
 766              	.LVL73:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 767              		.loc 2 854 5 is_stmt 1 view .LVU277
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 768              		.loc 2 854 13 is_stmt 0 view .LVU278
 769 01aa 08EA0302 		and	r2, r8, r3
 770              	.LVL74:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 771              		.loc 2 857 5 is_stmt 1 view .LVU279
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 772              		.loc 2 860 5 view .LVU280
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 773              		.loc 2 860 13 is_stmt 0 view .LVU281
 774 01ae 5B10     		asrs	r3, r3, #1
 775              	.LVL75:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 776              		.loc 2 861 5 is_stmt 1 view .LVU282
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 777              		.loc 2 861 8 is_stmt 0 view .LVU283
 778 01b0 58FA0EFE 		asrs	lr, r8, lr
 779              	.LVL76:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 780              		.loc 2 861 8 view .LVU284
 781 01b4 00F1B780 		bmi	.L45
 782              	.L12:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 783              		.loc 2 865 5 is_stmt 1 view .LVU285
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 784              		.loc 2 865 8 is_stmt 0 view .LVU286
 785 01b8 9A42     		cmp	r2, r3
 786 01ba 01DD     		ble	.L13
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 787              		.loc 2 867 9 is_stmt 1 view .LVU287
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 788              		.loc 2 867 15 is_stmt 0 view .LVU288
 789 01bc 0EF1010E 		add	lr, lr, #1
 790              	.LVL77:
 791              	.L13:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 792              		.loc 2 870 5 is_stmt 1 view .LVU289
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 793              		.loc 2 870 5 is_stmt 0 view .LVU290
 794              	.LBE193:
 795              	.LBE192:
 796              	.LBE189:
 797              	.LBE188:
 134:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 += out_offset;
 798              		.loc 1 134 9 is_stmt 1 view .LVU291
 799              		.loc 1 134 20 is_stmt 0 view .LVU292
 800 01c0 179B     		ldr	r3, [sp, #92]
 801 01c2 9E44     		add	lr, lr, r3
 802              	.LVL78:
ARM GAS  /tmp/ccthmfTm.s 			page 41


 135:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 803              		.loc 1 135 9 is_stmt 1 view .LVU293
 804              		.loc 1 135 20 is_stmt 0 view .LVU294
 805 01c4 069B     		ldr	r3, [sp, #24]
 806 01c6 9E45     		cmp	lr, r3
 807 01c8 B8BF     		it	lt
 808 01ca 9E46     		movlt	lr, r3
 809              	.LVL79:
 136:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 810              		.loc 1 136 9 is_stmt 1 view .LVU295
 811              		.loc 1 136 20 is_stmt 0 view .LVU296
 812 01cc 079B     		ldr	r3, [sp, #28]
 813 01ce 9E45     		cmp	lr, r3
 814 01d0 A8BF     		it	ge
 815 01d2 9E46     		movge	lr, r3
 816              	.LVL80:
 137:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_1++ = (int8_t)ch_0_out_1;
 817              		.loc 1 137 9 is_stmt 1 view .LVU297
 818              		.loc 1 137 18 is_stmt 0 view .LVU298
 819 01d4 099B     		ldr	r3, [sp, #36]
 820 01d6 83F800E0 		strb	lr, [r3]
 138:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_mult++;
 821              		.loc 1 138 9 is_stmt 1 view .LVU299
 822              	.LVL81:
 139:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_shift++;
 823              		.loc 1 139 9 view .LVU300
 140:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 141:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 824              		.loc 1 141 9 view .LVU301
 825              		.loc 1 141 22 is_stmt 0 view .LVU302
 826 01da 169B     		ldr	r3, [sp, #88]
 827 01dc 5D68     		ldr	r5, [r3, #4]
 828 01de 049B     		ldr	r3, [sp, #16]
 829 01e0 5F68     		ldr	r7, [r3, #4]
 830              	.LVL82:
 831              	.LBB197:
 832              	.LBI197:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 833              		.loc 2 882 30 is_stmt 1 view .LVU303
 834              	.LBB198:
 835              		.loc 2 893 5 view .LVU304
 836              		.loc 2 893 87 is_stmt 0 view .LVU305
 837 01e2 27EAE773 		bic	r3, r7, r7, asr #31
 838              		.loc 2 893 12 view .LVU306
 839 01e6 9C40     		lsls	r4, r4, r3
 840              	.LVL83:
 841              	.LBB199:
 842              	.LBI199:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 843              		.loc 2 823 30 is_stmt 1 view .LVU307
 844              	.LBB200:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 845              		.loc 2 825 5 view .LVU308
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 846              		.loc 2 826 5 view .LVU309
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 847              		.loc 2 829 5 view .LVU310
ARM GAS  /tmp/ccthmfTm.s 			page 42


 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 848              		.loc 2 830 5 view .LVU311
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 849              		.loc 2 833 5 view .LVU312
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 850              		.loc 2 833 26 is_stmt 0 view .LVU313
 851 01e8 4FF08046 		mov	r6, #1073741824
 852 01ec 4FF0000C 		mov	ip, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 853              		.loc 2 833 39 view .LVU314
 854 01f0 E117     		asrs	r1, r4, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 855              		.loc 2 833 51 view .LVU315
 856 01f2 4FEAE579 		asr	r9, r5, #31
 857 01f6 05FB01F2 		mul	r2, r5, r1
 858 01fa 04FB0923 		mla	r3, r4, r9, r2
 859 01fe A5FB0445 		umull	r4, r5, r5, r4
 860              	.LVL84:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 861              		.loc 2 833 51 view .LVU316
 862 0202 1D44     		add	r5, r5, r3
 863              	.LVL85:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 864              		.loc 2 833 37 view .LVU317
 865 0204 3619     		adds	r6, r6, r4
 866 0206 4CEB050C 		adc	ip, ip, r5
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 867              		.loc 2 837 5 is_stmt 1 view .LVU318
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 868              		.loc 2 837 39 is_stmt 0 view .LVU319
 869 020a F60F     		lsrs	r6, r6, #31
 870 020c 46EA4C0C 		orr	ip, r6, ip, lsl #1
 871              	.LVL86:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 872              		.loc 2 839 5 is_stmt 1 view .LVU320
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 873              		.loc 2 839 5 is_stmt 0 view .LVU321
 874              	.LBE200:
 875              	.LBE199:
 876              		.loc 2 893 12 view .LVU322
 877 0210 002F     		cmp	r7, #0
 878 0212 40F38A80 		ble	.L46
 879 0216 0027     		movs	r7, #0
 880              	.LVL87:
 881              	.L14:
 882              	.LBB201:
 883              	.LBI201:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 884              		.loc 2 850 30 is_stmt 1 view .LVU323
 885              	.LBB202:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 886              		.loc 2 852 5 view .LVU324
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 887              		.loc 2 853 5 view .LVU325
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 888              		.loc 2 853 39 is_stmt 0 view .LVU326
 889 0218 0123     		movs	r3, #1
ARM GAS  /tmp/ccthmfTm.s 			page 43


 890 021a BB40     		lsls	r3, r3, r7
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 891              		.loc 2 853 19 view .LVU327
 892 021c 013B     		subs	r3, r3, #1
 893              	.LVL88:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 894              		.loc 2 854 5 is_stmt 1 view .LVU328
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 895              		.loc 2 854 13 is_stmt 0 view .LVU329
 896 021e 0CEA0302 		and	r2, ip, r3
 897              	.LVL89:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 898              		.loc 2 857 5 is_stmt 1 view .LVU330
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 899              		.loc 2 860 5 view .LVU331
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 900              		.loc 2 860 13 is_stmt 0 view .LVU332
 901 0222 5B10     		asrs	r3, r3, #1
 902              	.LVL90:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 903              		.loc 2 861 5 is_stmt 1 view .LVU333
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 904              		.loc 2 861 8 is_stmt 0 view .LVU334
 905 0224 5CFA07F7 		asrs	r7, ip, r7
 906              	.LVL91:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 907              		.loc 2 861 8 view .LVU335
 908 0228 00F18180 		bmi	.L47
 909              	.L15:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 910              		.loc 2 865 5 is_stmt 1 view .LVU336
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 911              		.loc 2 865 8 is_stmt 0 view .LVU337
 912 022c 9A42     		cmp	r2, r3
 913 022e 00DD     		ble	.L16
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 914              		.loc 2 867 9 is_stmt 1 view .LVU338
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 915              		.loc 2 867 15 is_stmt 0 view .LVU339
 916 0230 0137     		adds	r7, r7, #1
 917              	.LVL92:
 918              	.L16:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 919              		.loc 2 870 5 is_stmt 1 view .LVU340
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 920              		.loc 2 870 5 is_stmt 0 view .LVU341
 921              	.LBE202:
 922              	.LBE201:
 923              	.LBE198:
 924              	.LBE197:
 142:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_0 += out_offset;
 925              		.loc 1 142 9 is_stmt 1 view .LVU342
 926              		.loc 1 142 20 is_stmt 0 view .LVU343
 927 0232 179B     		ldr	r3, [sp, #92]
 928 0234 1F44     		add	r7, r7, r3
 929              	.LVL93:
 143:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_0 = MAX(ch_1_out_0, activation_min);
ARM GAS  /tmp/ccthmfTm.s 			page 44


 930              		.loc 1 143 9 is_stmt 1 view .LVU344
 931              		.loc 1 143 20 is_stmt 0 view .LVU345
 932 0236 069B     		ldr	r3, [sp, #24]
 933 0238 9F42     		cmp	r7, r3
 934 023a B8BF     		it	lt
 935 023c 1F46     		movlt	r7, r3
 936              	.LVL94:
 144:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 937              		.loc 1 144 9 is_stmt 1 view .LVU346
 938              		.loc 1 144 20 is_stmt 0 view .LVU347
 939 023e 079B     		ldr	r3, [sp, #28]
 940 0240 9F42     		cmp	r7, r3
 941 0242 A8BF     		it	ge
 942 0244 1F46     		movge	r7, r3
 943              	.LVL95:
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_0++ = (int8_t)ch_1_out_0;
 944              		.loc 1 145 9 is_stmt 1 view .LVU348
 945              		.loc 1 145 15 is_stmt 0 view .LVU349
 946 0246 1C9B     		ldr	r3, [sp, #112]
 947 0248 9E1C     		adds	r6, r3, #2
 948              	.LVL96:
 949              		.loc 1 145 18 view .LVU350
 950 024a 5F70     		strb	r7, [r3, #1]
 146:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 147:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 951              		.loc 1 147 9 is_stmt 1 view .LVU351
 952              		.loc 1 147 22 is_stmt 0 view .LVU352
 953 024c 169B     		ldr	r3, [sp, #88]
 954 024e D3F804C0 		ldr	ip, [r3, #4]
 955 0252 049B     		ldr	r3, [sp, #16]
 956 0254 5D68     		ldr	r5, [r3, #4]
 957              	.LVL97:
 958              	.LBB206:
 959              	.LBI206:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 960              		.loc 2 882 30 is_stmt 1 view .LVU353
 961              	.LBB207:
 962              		.loc 2 893 5 view .LVU354
 963              		.loc 2 893 87 is_stmt 0 view .LVU355
 964 0256 25EAE572 		bic	r2, r5, r5, asr #31
 965              		.loc 2 893 12 view .LVU356
 966 025a 0AFA02F8 		lsl	r8, r10, r2
 967              	.LVL98:
 968              	.LBB208:
 969              	.LBI208:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 970              		.loc 2 823 30 is_stmt 1 view .LVU357
 971              	.LBB209:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 972              		.loc 2 825 5 view .LVU358
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 973              		.loc 2 826 5 view .LVU359
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 974              		.loc 2 829 5 view .LVU360
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 975              		.loc 2 830 5 view .LVU361
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
ARM GAS  /tmp/ccthmfTm.s 			page 45


 976              		.loc 2 833 5 view .LVU362
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 977              		.loc 2 833 26 is_stmt 0 view .LVU363
 978 025e 4FF08044 		mov	r4, #1073741824
 979 0262 0027     		movs	r7, #0
 980              	.LVL99:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 981              		.loc 2 833 39 view .LVU364
 982 0264 4046     		mov	r0, r8
 983              	.LVL100:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 984              		.loc 2 833 39 view .LVU365
 985 0266 C117     		asrs	r1, r0, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 986              		.loc 2 833 51 view .LVU366
 987 0268 6246     		mov	r2, ip
 988 026a D317     		asrs	r3, r2, #31
 989 026c 0CFB01F1 		mul	r1, ip, r1
 990 0270 08FB0311 		mla	r1, r8, r3, r1
 991 0274 ACFB0889 		umull	r8, r9, ip, r8
 992              	.LVL101:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 993              		.loc 2 833 51 view .LVU367
 994 0278 8944     		add	r9, r9, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 995              		.loc 2 833 37 view .LVU368
 996 027a 14EB0804 		adds	r4, r4, r8
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 997              		.loc 2 833 37 view .LVU369
 998 027e 47EB0907 		adc	r7, r7, r9
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 999              		.loc 2 837 5 is_stmt 1 view .LVU370
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1000              		.loc 2 837 39 is_stmt 0 view .LVU371
 1001 0282 E40F     		lsrs	r4, r4, #31
 1002 0284 44EA4707 		orr	r7, r4, r7, lsl #1
 1003              	.LVL102:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1004              		.loc 2 839 5 is_stmt 1 view .LVU372
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1005              		.loc 2 839 5 is_stmt 0 view .LVU373
 1006              	.LBE209:
 1007              	.LBE208:
 1008              		.loc 2 893 12 view .LVU374
 1009 0288 002D     		cmp	r5, #0
 1010 028a 52DD     		ble	.L48
 1011 028c 0025     		movs	r5, #0
 1012              	.LVL103:
 1013              	.L17:
 1014              	.LBB210:
 1015              	.LBI210:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1016              		.loc 2 850 30 is_stmt 1 view .LVU375
 1017              	.LBB211:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1018              		.loc 2 852 5 view .LVU376
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
ARM GAS  /tmp/ccthmfTm.s 			page 46


 1019              		.loc 2 853 5 view .LVU377
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1020              		.loc 2 853 39 is_stmt 0 view .LVU378
 1021 028e 0123     		movs	r3, #1
 1022 0290 AB40     		lsls	r3, r3, r5
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1023              		.loc 2 853 19 view .LVU379
 1024 0292 013B     		subs	r3, r3, #1
 1025              	.LVL104:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1026              		.loc 2 854 5 is_stmt 1 view .LVU380
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1027              		.loc 2 854 13 is_stmt 0 view .LVU381
 1028 0294 07EA0302 		and	r2, r7, r3
 1029              	.LVL105:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1030              		.loc 2 857 5 is_stmt 1 view .LVU382
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1031              		.loc 2 860 5 view .LVU383
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1032              		.loc 2 860 13 is_stmt 0 view .LVU384
 1033 0298 5B10     		asrs	r3, r3, #1
 1034              	.LVL106:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1035              		.loc 2 861 5 is_stmt 1 view .LVU385
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1036              		.loc 2 861 8 is_stmt 0 view .LVU386
 1037 029a 57FA05F5 		asrs	r5, r7, r5
 1038              	.LVL107:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1039              		.loc 2 861 8 view .LVU387
 1040 029e 4AD4     		bmi	.L49
 1041              	.L18:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1042              		.loc 2 865 5 is_stmt 1 view .LVU388
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1043              		.loc 2 865 8 is_stmt 0 view .LVU389
 1044 02a0 9A42     		cmp	r2, r3
 1045 02a2 00DD     		ble	.L19
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1046              		.loc 2 867 9 is_stmt 1 view .LVU390
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1047              		.loc 2 867 15 is_stmt 0 view .LVU391
 1048 02a4 0135     		adds	r5, r5, #1
 1049              	.LVL108:
 1050              	.L19:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1051              		.loc 2 870 5 is_stmt 1 view .LVU392
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1052              		.loc 2 870 5 is_stmt 0 view .LVU393
 1053              	.LBE211:
 1054              	.LBE210:
 1055              	.LBE207:
 1056              	.LBE206:
 148:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_1 += out_offset;
 1057              		.loc 1 148 9 is_stmt 1 view .LVU394
 1058              		.loc 1 148 20 is_stmt 0 view .LVU395
ARM GAS  /tmp/ccthmfTm.s 			page 47


 1059 02a6 179B     		ldr	r3, [sp, #92]
 1060 02a8 1D44     		add	r5, r5, r3
 1061              	.LVL109:
 149:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 1062              		.loc 1 149 9 is_stmt 1 view .LVU396
 1063              		.loc 1 149 20 is_stmt 0 view .LVU397
 1064 02aa 069B     		ldr	r3, [sp, #24]
 1065 02ac 9D42     		cmp	r5, r3
 1066 02ae B8BF     		it	lt
 1067 02b0 1D46     		movlt	r5, r3
 1068              	.LVL110:
 150:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 1069              		.loc 1 150 9 is_stmt 1 view .LVU398
 1070              		.loc 1 150 20 is_stmt 0 view .LVU399
 1071 02b2 079B     		ldr	r3, [sp, #28]
 1072 02b4 9D42     		cmp	r5, r3
 1073 02b6 A8BF     		it	ge
 1074 02b8 1D46     		movge	r5, r3
 1075              	.LVL111:
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_1++ = (int8_t)ch_1_out_1;
 1076              		.loc 1 151 9 is_stmt 1 view .LVU400
 1077              		.loc 1 151 18 is_stmt 0 view .LVU401
 1078 02ba 099A     		ldr	r2, [sp, #36]
 1079 02bc 5570     		strb	r5, [r2, #1]
 152:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_mult++;
 1080              		.loc 1 152 9 is_stmt 1 view .LVU402
 1081              	.LVL112:
 1082              		.loc 1 152 17 is_stmt 0 view .LVU403
 1083 02be 169B     		ldr	r3, [sp, #88]
 1084 02c0 0833     		adds	r3, r3, #8
 1085              	.LVL113:
 1086              		.loc 1 152 17 view .LVU404
 1087 02c2 1693     		str	r3, [sp, #88]
 1088              	.LVL114:
 153:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_shift++;
 1089              		.loc 1 153 9 is_stmt 1 view .LVU405
 1090              		.loc 1 153 18 is_stmt 0 view .LVU406
 1091 02c4 049B     		ldr	r3, [sp, #16]
 1092              	.LVL115:
 1093              		.loc 1 153 18 view .LVU407
 1094 02c6 0833     		adds	r3, r3, #8
 1095              	.LVL116:
 1096              		.loc 1 153 18 view .LVU408
 1097 02c8 0493     		str	r3, [sp, #16]
 1098              	.LVL117:
 154:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 155:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* skip row */
 156:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ip_a0 += num_col_a;
 1099              		.loc 1 156 9 is_stmt 1 view .LVU409
 1100              		.loc 1 156 15 is_stmt 0 view .LVU410
 1101 02ca 019B     		ldr	r3, [sp, #4]
 1102              	.LVL118:
 1103              		.loc 1 156 15 view .LVU411
 1104 02cc 0599     		ldr	r1, [sp, #20]
 1105 02ce 0B44     		add	r3, r3, r1
 1106 02d0 0193     		str	r3, [sp, #4]
 1107              	.LVL119:
ARM GAS  /tmp/ccthmfTm.s 			page 48


 157:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         row_count--;
 1108              		.loc 1 157 9 is_stmt 1 view .LVU412
 1109              		.loc 1 157 18 is_stmt 0 view .LVU413
 1110 02d2 089B     		ldr	r3, [sp, #32]
 1111              	.LVL120:
 1112              		.loc 1 157 18 view .LVU414
 1113 02d4 013B     		subs	r3, r3, #1
 1114 02d6 9BB2     		uxth	r3, r3
 1115 02d8 0893     		str	r3, [sp, #32]
 1116              	.LVL121:
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_mult++;
 1117              		.loc 1 151 15 view .LVU415
 1118 02da 931C     		adds	r3, r2, #2
 1119              	.LVL122:
 151:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_mult++;
 1120              		.loc 1 151 15 view .LVU416
 1121 02dc 0993     		str	r3, [sp, #36]
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1122              		.loc 1 145 15 view .LVU417
 1123 02de 1C96     		str	r6, [sp, #112]
 1124              	.LVL123:
 1125              	.L2:
 145:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1126              		.loc 1 145 15 view .LVU418
 1127              	.LBE220:
  60:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     {
 1128              		.loc 1 60 11 is_stmt 1 view .LVU419
 1129 02e0 089B     		ldr	r3, [sp, #32]
 1130 02e2 53B3     		cbz	r3, .L50
 1131              	.LBB221:
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1132              		.loc 1 63 9 view .LVU420
 1133              	.LVL124:
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1134              		.loc 1 64 9 view .LVU421
  64:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1135              		.loc 1 64 38 is_stmt 0 view .LVU422
 1136 02e4 0A9B     		ldr	r3, [sp, #40]
 1137 02e6 1946     		mov	r1, r3
 1138 02e8 059B     		ldr	r3, [sp, #20]
 1139 02ea 01EB4301 		add	r1, r1, r3, lsl #1
 1140              	.LVL125:
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1141              		.loc 1 67 9 is_stmt 1 view .LVU423
  67:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1142              		.loc 1 67 23 is_stmt 0 view .LVU424
 1143 02ee 019A     		ldr	r2, [sp, #4]
 1144 02f0 D318     		adds	r3, r2, r3
 1145 02f2 0293     		str	r3, [sp, #8]
 1146              	.LVL126:
  69:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
 1147              		.loc 1 69 9 is_stmt 1 view .LVU425
  70:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_1_out_0 = 0;
 1148              		.loc 1 70 9 view .LVU426
  71:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_1_out_1 = 0;
 1149              		.loc 1 71 9 view .LVU427
  72:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* Init accumulator with bias for channel N and N + 1 */
ARM GAS  /tmp/ccthmfTm.s 			page 49


 1150              		.loc 1 72 9 view .LVU428
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 1151              		.loc 1 74 9 view .LVU429
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 1152              		.loc 1 74 12 is_stmt 0 view .LVU430
 1153 02f4 1B9B     		ldr	r3, [sp, #108]
 1154              	.LVL127:
  74:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 1155              		.loc 1 74 12 view .LVU431
 1156 02f6 002B     		cmp	r3, #0
 1157 02f8 3FF499AE 		beq	.L33
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = *bias++;
 1158              		.loc 1 76 13 is_stmt 1 view .LVU432
  76:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = *bias++;
 1159              		.loc 1 76 24 is_stmt 0 view .LVU433
 1160 02fc 1F68     		ldr	r7, [r3]
 1161              	.LVL128:
  77:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_0 = *bias;
 1162              		.loc 1 77 13 is_stmt 1 view .LVU434
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 = *bias++;
 1163              		.loc 1 78 13 view .LVU435
  78:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_1_out_1 = *bias++;
 1164              		.loc 1 78 24 is_stmt 0 view .LVU436
 1165 02fe 5C68     		ldr	r4, [r3, #4]
 1166              	.LVL129:
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 1167              		.loc 1 79 13 is_stmt 1 view .LVU437
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 1168              		.loc 1 79 31 is_stmt 0 view .LVU438
 1169 0300 0833     		adds	r3, r3, #8
 1170              	.LVL130:
  79:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 1171              		.loc 1 79 31 view .LVU439
 1172 0302 1B93     		str	r3, [sp, #108]
 1173              	.LVL131:
 1174              	.L3:
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* accumulate over the vector */
 1175              		.loc 1 83 9 is_stmt 1 view .LVU440
  83:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* accumulate over the vector */
 1176              		.loc 1 83 18 is_stmt 0 view .LVU441
 1177 0304 059B     		ldr	r3, [sp, #20]
 1178 0306 4FEA930E 		lsr	lr, r3, #2
 1179              	.LVL132:
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 1180              		.loc 1 85 9 is_stmt 1 view .LVU442
  63:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1181              		.loc 1 63 24 is_stmt 0 view .LVU443
 1182 030a 0A98     		ldr	r0, [sp, #40]
  85:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 1183              		.loc 1 85 15 view .LVU444
 1184 030c A246     		mov	r10, r4
 1185 030e 3D46     		mov	r5, r7
 1186 0310 0394     		str	r4, [sp, #12]
 1187 0312 7646     		mov	r6, lr
 1188 0314 C4E6     		b	.L4
 1189              	.LVL133:
 1190              	.L42:
ARM GAS  /tmp/ccthmfTm.s 			page 50


 1191              	.LBB215:
 1192              	.LBB187:
 1193              		.loc 2 893 12 view .LVU445
 1194 0316 CCF1000C 		rsb	ip, ip, #0
 1195              	.LVL134:
 1196              		.loc 2 893 12 view .LVU446
 1197 031a 03E7     		b	.L8
 1198              	.LVL135:
 1199              	.L43:
 1200              	.LBB186:
 1201              	.LBB185:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1202              		.loc 2 863 9 is_stmt 1 view .LVU447
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1203              		.loc 2 863 18 is_stmt 0 view .LVU448
 1204 031c 0133     		adds	r3, r3, #1
 1205              	.LVL136:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1206              		.loc 2 863 18 view .LVU449
 1207 031e 0CE7     		b	.L9
 1208              	.LVL137:
 1209              	.L44:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1210              		.loc 2 863 18 view .LVU450
 1211              	.LBE185:
 1212              	.LBE186:
 1213              	.LBE187:
 1214              	.LBE215:
 1215              	.LBB216:
 1216              	.LBB196:
 1217              		.loc 2 893 12 view .LVU451
 1218 0320 CEF1000E 		rsb	lr, lr, #0
 1219              	.LVL138:
 1220              		.loc 2 893 12 view .LVU452
 1221 0324 3DE7     		b	.L11
 1222              	.LVL139:
 1223              	.L45:
 1224              	.LBB195:
 1225              	.LBB194:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1226              		.loc 2 863 9 is_stmt 1 view .LVU453
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1227              		.loc 2 863 18 is_stmt 0 view .LVU454
 1228 0326 0133     		adds	r3, r3, #1
 1229              	.LVL140:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1230              		.loc 2 863 18 view .LVU455
 1231 0328 46E7     		b	.L12
 1232              	.LVL141:
 1233              	.L46:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1234              		.loc 2 863 18 view .LVU456
 1235              	.LBE194:
 1236              	.LBE195:
 1237              	.LBE196:
 1238              	.LBE216:
 1239              	.LBB217:
ARM GAS  /tmp/ccthmfTm.s 			page 51


 1240              	.LBB205:
 1241              		.loc 2 893 12 view .LVU457
 1242 032a 7F42     		rsbs	r7, r7, #0
 1243              	.LVL142:
 1244              		.loc 2 893 12 view .LVU458
 1245 032c 74E7     		b	.L14
 1246              	.LVL143:
 1247              	.L47:
 1248              	.LBB204:
 1249              	.LBB203:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1250              		.loc 2 863 9 is_stmt 1 view .LVU459
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1251              		.loc 2 863 18 is_stmt 0 view .LVU460
 1252 032e 0133     		adds	r3, r3, #1
 1253              	.LVL144:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1254              		.loc 2 863 18 view .LVU461
 1255 0330 7CE7     		b	.L15
 1256              	.LVL145:
 1257              	.L48:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1258              		.loc 2 863 18 view .LVU462
 1259              	.LBE203:
 1260              	.LBE204:
 1261              	.LBE205:
 1262              	.LBE217:
 1263              	.LBB218:
 1264              	.LBB214:
 1265              		.loc 2 893 12 view .LVU463
 1266 0332 6D42     		rsbs	r5, r5, #0
 1267              	.LVL146:
 1268              		.loc 2 893 12 view .LVU464
 1269 0334 ABE7     		b	.L17
 1270              	.LVL147:
 1271              	.L49:
 1272              	.LBB213:
 1273              	.LBB212:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1274              		.loc 2 863 9 is_stmt 1 view .LVU465
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1275              		.loc 2 863 18 is_stmt 0 view .LVU466
 1276 0336 0133     		adds	r3, r3, #1
 1277              	.LVL148:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1278              		.loc 2 863 18 view .LVU467
 1279 0338 B2E7     		b	.L18
 1280              	.LVL149:
 1281              	.L50:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1282              		.loc 2 863 18 view .LVU468
 1283              	.LBE212:
 1284              	.LBE213:
 1285              	.LBE214:
 1286              	.LBE218:
 1287              	.LBE221:
 158:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     }
ARM GAS  /tmp/ccthmfTm.s 			page 52


 159:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 160:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     /* compute the last odd numbered row if any */
 161:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     if (output_ch & 0x1)
 1288              		.loc 1 161 5 is_stmt 1 view .LVU469
 1289              		.loc 1 161 8 is_stmt 0 view .LVU470
 1290 033a 0B9B     		ldr	r3, [sp, #44]
 1291 033c 13F0010F 		tst	r3, #1
 1292 0340 00F0B480 		beq	.L21
 1293              	.LBB222:
 162:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     {
 163:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* setup pointers for B */
 164:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b0 = input_b;
 1294              		.loc 1 164 9 is_stmt 1 view .LVU471
 1295              	.LVL150:
 165:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         const int16_t *ip_b1 = ip_b0 + num_col_a;
 1296              		.loc 1 165 9 view .LVU472
 1297              		.loc 1 165 38 is_stmt 0 view .LVU473
 1298 0344 0A9B     		ldr	r3, [sp, #40]
 1299 0346 059A     		ldr	r2, [sp, #20]
 1300 0348 03EB4202 		add	r2, r3, r2, lsl #1
 1301              	.LVL151:
 166:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_0 = 0;
 1302              		.loc 1 167 9 is_stmt 1 view .LVU474
 168:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
 1303              		.loc 1 168 9 view .LVU475
 169:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 170:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         /* load the bias */
 171:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         if (bias)
 1304              		.loc 1 171 9 view .LVU476
 1305              		.loc 1 171 12 is_stmt 0 view .LVU477
 1306 034c 1B9B     		ldr	r3, [sp, #108]
 1307 034e 1BB3     		cbz	r3, .L38
 172:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 173:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = *bias;
 1308              		.loc 1 173 13 is_stmt 1 view .LVU478
 1309              		.loc 1 173 24 is_stmt 0 view .LVU479
 1310 0350 1D68     		ldr	r5, [r3]
 1311              	.LVL152:
 174:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = *bias++;
 1312              		.loc 1 174 13 is_stmt 1 view .LVU480
 1313              	.L22:
 175:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 176:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 177:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #if defined(ARM_MATH_DSP)
 178:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         uint16_t col_count = num_col_a >> 2;
 1314              		.loc 1 178 9 view .LVU481
 1315              		.loc 1 178 18 is_stmt 0 view .LVU482
 1316 0352 059B     		ldr	r3, [sp, #20]
 1317 0354 9908     		lsrs	r1, r3, #2
 1318              	.LVL153:
 179:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         while (col_count)
 1319              		.loc 1 179 9 is_stmt 1 view .LVU483
 1320              		.loc 1 179 15 is_stmt 0 view .LVU484
 1321 0356 2C46     		mov	r4, r5
 1322 0358 DDF804C0 		ldr	ip, [sp, #4]
 1323 035c 0A9E     		ldr	r6, [sp, #40]
ARM GAS  /tmp/ccthmfTm.s 			page 53


 1324              	.LVL154:
 1325              	.L23:
 1326              		.loc 1 179 15 is_stmt 1 view .LVU485
 1327 035e E9B1     		cbz	r1, .L51
 1328              	.LBB223:
 180:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 181:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t a01, a02;
 1329              		.loc 1 181 13 view .LVU486
 182:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
 1330              		.loc 1 182 13 view .LVU487
 1331              	.LVL155:
 1332              		.loc 1 182 13 is_stmt 0 view .LVU488
 1333              	.LBE223:
 1334              	.LBE222:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1335              		.loc 2 573 5 is_stmt 1 view .LVU489
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1336              		.loc 2 575 5 view .LVU490
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1337              		.loc 2 576 5 view .LVU491
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1338              		.loc 2 578 5 view .LVU492
 1339              	.LBB269:
 1340              	.LBB246:
 183:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int32_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 1341              		.loc 1 183 13 view .LVU493
 1342              		.loc 1 183 13 is_stmt 0 view .LVU494
 1343              	.LBE246:
 1344              	.LBE269:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1345              		.loc 2 573 5 is_stmt 1 view .LVU495
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1346              		.loc 2 575 5 view .LVU496
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1347              		.loc 2 576 5 view .LVU497
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1348              		.loc 2 578 5 view .LVU498
 1349              	.LBB270:
 1350              	.LBB247:
 184:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 185:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ip_a0 = read_and_pad(ip_a0, &a01, &a02);
 1351              		.loc 1 185 13 view .LVU499
 1352              	.LBB224:
 1353              	.LBI224:
 662:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1354              		.loc 2 662 36 view .LVU500
 1355              	.LBB225:
 664:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf1 = SXTB16_RORn((uint32_t)inA, 8);
 1356              		.loc 2 664 5 view .LVU501
 1357              	.LBB226:
 1358              	.LBI226:
 586:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1359              		.loc 2 586 30 view .LVU502
 1360              	.LBB227:
 588:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     memcpy(&val, *in_s8, 4);
 1361              		.loc 2 588 5 view .LVU503
 589:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_s8 += 4;
ARM GAS  /tmp/ccthmfTm.s 			page 54


 1362              		.loc 2 589 5 view .LVU504
 1363 0360 5CF8043B 		ldr	r3, [ip], #4	@ unaligned
 1364              	.LVL156:
 590:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1365              		.loc 2 590 5 view .LVU505
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1366              		.loc 2 592 5 view .LVU506
 592:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1367              		.loc 2 592 5 is_stmt 0 view .LVU507
 1368              	.LBE227:
 1369              	.LBE226:
 665:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t inAbuf2 = SXTB16(inA);
 1370              		.loc 2 665 5 is_stmt 1 view .LVU508
 1371              	.LBB228:
 1372              	.LBI228:
 264:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1373              		.loc 3 264 31 view .LVU509
 1374              	.LBB229:
 266:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U)))
 1375              		.loc 3 266 5 view .LVU510
 267:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     {
 1376              		.loc 3 267 5 view .LVU511
 269:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     }
 1377              		.loc 3 269 9 view .LVU512
 1378              		.syntax unified
 1379              	@ 269 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1380 0364 2FFA93F7 		sxtb16 r7, r3, ROR #8
 1381              	@ 0 "" 2
 1382              	.LVL157:
 1383              		.loc 3 275 5 view .LVU513
 1384              		.loc 3 275 5 is_stmt 0 view .LVU514
 1385              		.thumb
 1386              		.syntax unified
 1387              	.LBE229:
 1388              	.LBE228:
 666:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1389              		.loc 2 666 5 is_stmt 1 view .LVU515
 1390              	.LBB230:
 1391              	.LBI230:
 237:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1392              		.loc 3 237 31 view .LVU516
 1393              	.LBB231:
 239:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1394              		.loc 3 239 5 view .LVU517
 241:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1395              		.loc 3 241 5 view .LVU518
 1396              		.syntax unified
 1397              	@ 241 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1398 0368 2FFA83F3 		sxtb16 r3, r3
 1399              	@ 0 "" 2
 1400              	.LVL158:
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1401              		.loc 3 242 5 view .LVU519
 242:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1402              		.loc 3 242 5 is_stmt 0 view .LVU520
 1403              		.thumb
 1404              		.syntax unified
ARM GAS  /tmp/ccthmfTm.s 			page 55


 1405              	.LBE231:
 1406              	.LBE230:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1407              		.loc 2 669 5 is_stmt 1 view .LVU521
 1408              	.LBB232:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1409              		.loc 2 669 23 view .LVU522
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1410              		.loc 2 669 23 view .LVU523
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1411              		.loc 2 669 23 view .LVU524
 1412              		.syntax unified
 1413              	@ 669 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 1414 036c C7EA2340 		pkhtb r0, r7, r3, asr #16
 1415              	@ 0 "" 2
 1416              	.LVL159:
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1417              		.loc 2 669 23 view .LVU525
 669:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *out1 = (int32_t)(PKHBT(inAbuf2, inAbuf1, 16));
 1418              		.loc 2 669 23 is_stmt 0 view .LVU526
 1419              		.thumb
 1420              		.syntax unified
 1421              	.LBE232:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1422              		.loc 2 670 5 is_stmt 1 view .LVU527
 1423              	.LBB233:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1424              		.loc 2 670 23 view .LVU528
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1425              		.loc 2 670 23 view .LVU529
 1426              		.syntax unified
 1427              	@ 670 "Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h" 1
 1428 0370 C3EA0743 		pkhbt r3, r3, r7, lsl #16
 1429              	@ 0 "" 2
 1430              	.LVL160:
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1431              		.loc 2 670 23 view .LVU530
 670:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     #else
 1432              		.loc 2 670 23 is_stmt 0 view .LVU531
 1433              		.thumb
 1434              		.syntax unified
 1435              	.LBE233:
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1436              		.loc 2 676 5 is_stmt 1 view .LVU532
 676:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1437              		.loc 2 676 5 is_stmt 0 view .LVU533
 1438              	.LBE225:
 1439              	.LBE224:
 186:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 187:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = SMLAD(a01, b0, ch_0_out_0);
 1440              		.loc 1 187 13 is_stmt 1 view .LVU534
 1441              	.LBB234:
 1442              	.LBI234:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1443              		.loc 3 246 31 view .LVU535
 1444              	.LBB235:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
ARM GAS  /tmp/ccthmfTm.s 			page 56


 1445              		.loc 3 248 5 view .LVU536
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1446              		.loc 3 250 5 view .LVU537
 1447 0374 3768     		ldr	r7, [r6]	@ unaligned
 1448              	.LVL161:
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1449              		.loc 3 250 5 is_stmt 0 view .LVU538
 1450              		.syntax unified
 1451              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1452 0376 23FB0757 		smlad r7, r3, r7, r5
 1453              	@ 0 "" 2
 1454              	.LVL162:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1455              		.loc 3 251 5 is_stmt 1 view .LVU539
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1456              		.loc 3 251 5 is_stmt 0 view .LVU540
 1457              		.thumb
 1458              		.syntax unified
 1459              	.LBE235:
 1460              	.LBE234:
 188:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = SMLAD(a01, b1, ch_0_out_1);
 1461              		.loc 1 188 13 is_stmt 1 view .LVU541
 1462              	.LBB236:
 1463              	.LBI236:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1464              		.loc 3 246 31 view .LVU542
 1465              	.LBB237:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1466              		.loc 3 248 5 view .LVU543
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1467              		.loc 3 250 5 view .LVU544
 1468 037a 1568     		ldr	r5, [r2]	@ unaligned
 1469              		.syntax unified
 1470              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1471 037c 23FB0543 		smlad r3, r3, r5, r4
 1472              	@ 0 "" 2
 1473              	.LVL163:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1474              		.loc 3 251 5 view .LVU545
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1475              		.loc 3 251 5 is_stmt 0 view .LVU546
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE237:
 1479              	.LBE236:
 189:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 190:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             b0 = arm_nn_read_q15x2_ia(&ip_b0);
 1480              		.loc 1 190 13 is_stmt 1 view .LVU547
 1481              	.LBB238:
 1482              	.LBI238:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1483              		.loc 2 571 30 view .LVU548
 1484              	.LBB239:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1485              		.loc 2 573 5 view .LVU549
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1486              		.loc 2 575 5 view .LVU550
ARM GAS  /tmp/ccthmfTm.s 			page 57


 1487 0380 7568     		ldr	r5, [r6, #4]	@ unaligned
 1488              	.LVL164:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1489              		.loc 2 576 5 view .LVU551
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1490              		.loc 2 576 13 is_stmt 0 view .LVU552
 1491 0382 0836     		adds	r6, r6, #8
 1492              	.LVL165:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1493              		.loc 2 578 5 is_stmt 1 view .LVU553
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1494              		.loc 2 578 5 is_stmt 0 view .LVU554
 1495              	.LBE239:
 1496              	.LBE238:
 191:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             b1 = arm_nn_read_q15x2_ia(&ip_b1);
 1497              		.loc 1 191 13 is_stmt 1 view .LVU555
 1498              	.LBB240:
 1499              	.LBI240:
 571:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1500              		.loc 2 571 30 view .LVU556
 1501              	.LBB241:
 573:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1502              		.loc 2 573 5 view .LVU557
 575:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     *in_q15 += 2;
 1503              		.loc 2 575 5 view .LVU558
 1504 0384 5468     		ldr	r4, [r2, #4]	@ unaligned
 1505              	.LVL166:
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1506              		.loc 2 576 5 view .LVU559
 576:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1507              		.loc 2 576 13 is_stmt 0 view .LVU560
 1508 0386 0832     		adds	r2, r2, #8
 1509              	.LVL167:
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1510              		.loc 2 578 5 is_stmt 1 view .LVU561
 578:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1511              		.loc 2 578 5 is_stmt 0 view .LVU562
 1512              	.LBE241:
 1513              	.LBE240:
 192:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 = SMLAD(a02, b0, ch_0_out_0);
 1514              		.loc 1 192 13 is_stmt 1 view .LVU563
 1515              	.LBB242:
 1516              	.LBI242:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1517              		.loc 3 246 31 view .LVU564
 1518              	.LBB243:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1519              		.loc 3 248 5 view .LVU565
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1520              		.loc 3 250 5 view .LVU566
 1521              		.syntax unified
 1522              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1523 0388 20FB0575 		smlad r5, r0, r5, r7
 1524              	@ 0 "" 2
 1525              	.LVL168:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1526              		.loc 3 251 5 view .LVU567
ARM GAS  /tmp/ccthmfTm.s 			page 58


 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1527              		.loc 3 251 5 is_stmt 0 view .LVU568
 1528              		.thumb
 1529              		.syntax unified
 1530              	.LBE243:
 1531              	.LBE242:
 193:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 = SMLAD(a02, b1, ch_0_out_1);
 1532              		.loc 1 193 13 is_stmt 1 view .LVU569
 1533              	.LBB244:
 1534              	.LBI244:
 246:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** {
 1535              		.loc 3 246 31 view .LVU570
 1536              	.LBB245:
 248:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** 
 1537              		.loc 3 248 5 view .LVU571
 250:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h ****     return (result);
 1538              		.loc 3 250 5 view .LVU572
 1539              		.syntax unified
 1540              	@ 250 "Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h" 1
 1541 038c 20FB0433 		smlad r3, r0, r4, r3
 1542              	@ 0 "" 2
 1543              	.LVL169:
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1544              		.loc 3 251 5 view .LVU573
 251:Middlewares/tensorflow/third_party/cmsis_nn/Include/Internal/arm_nn_compiler.h **** }
 1545              		.loc 3 251 5 is_stmt 0 view .LVU574
 1546              		.thumb
 1547              		.syntax unified
 1548              	.LBE245:
 1549              	.LBE244:
 1550              		.loc 1 193 24 view .LVU575
 1551 0390 1C46     		mov	r4, r3
 1552              	.LVL170:
 194:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 195:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             col_count--;
 1553              		.loc 1 195 13 is_stmt 1 view .LVU576
 1554              		.loc 1 195 22 is_stmt 0 view .LVU577
 1555 0392 0139     		subs	r1, r1, #1
 1556              	.LVL171:
 1557              		.loc 1 195 22 view .LVU578
 1558 0394 89B2     		uxth	r1, r1
 1559              	.LVL172:
 1560              		.loc 1 195 22 view .LVU579
 1561 0396 E2E7     		b	.L23
 1562              	.LVL173:
 1563              	.L38:
 1564              		.loc 1 195 22 view .LVU580
 1565              	.LBE247:
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
 1566              		.loc 1 167 17 view .LVU581
 1567 0398 0025     		movs	r5, #0
 1568 039a DAE7     		b	.L22
 1569              	.LVL174:
 1570              	.L51:
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
 1571              		.loc 1 167 17 view .LVU582
 1572 039c 6146     		mov	r1, ip
ARM GAS  /tmp/ccthmfTm.s 			page 59


 1573              	.LVL175:
 167:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         int32_t ch_0_out_1 = 0;
 1574              		.loc 1 167 17 view .LVU583
 1575 039e 3046     		mov	r0, r6
 196:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 197:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         col_count = num_col_a & 0x3;
 1576              		.loc 1 197 9 is_stmt 1 view .LVU584
 1577              		.loc 1 197 19 is_stmt 0 view .LVU585
 1578 03a0 059B     		ldr	r3, [sp, #20]
 1579 03a2 03F00303 		and	r3, r3, #3
 1580              	.LVL176:
 198:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #else
 199:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         uint16_t col_count = num_col_a;
 200:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     #endif
 201:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         while (col_count)
 1581              		.loc 1 201 9 is_stmt 1 view .LVU586
 1582              	.L25:
 1583              		.loc 1 201 15 view .LVU587
 1584 03a6 63B1     		cbz	r3, .L52
 1585              	.LBB248:
 202:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         {
 203:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int8_t a0 = *ip_a0++;
 1586              		.loc 1 203 13 view .LVU588
 1587              	.LVL177:
 1588              		.loc 1 203 20 is_stmt 0 view .LVU589
 1589 03a8 11F9016B 		ldrsb	r6, [r1], #1
 1590              	.LVL178:
 204:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b0 = *ip_b0++;
 1591              		.loc 1 204 13 is_stmt 1 view .LVU590
 1592              		.loc 1 204 21 is_stmt 0 view .LVU591
 1593 03ac 30F902CB 		ldrsh	ip, [r0], #2
 1594              	.LVL179:
 205:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             int16_t b1 = *ip_b1++;
 1595              		.loc 1 205 13 is_stmt 1 view .LVU592
 1596              		.loc 1 205 21 is_stmt 0 view .LVU593
 1597 03b0 32F9027B 		ldrsh	r7, [r2], #2
 1598              	.LVL180:
 206:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 207:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_0 += a0 * b0;
 1599              		.loc 1 207 13 is_stmt 1 view .LVU594
 1600              		.loc 1 207 24 is_stmt 0 view .LVU595
 1601 03b4 06FB0C55 		mla	r5, r6, ip, r5
 1602              	.LVL181:
 208:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             ch_0_out_1 += a0 * b1;
 1603              		.loc 1 208 13 is_stmt 1 view .LVU596
 1604              		.loc 1 208 24 is_stmt 0 view .LVU597
 1605 03b8 06FB0744 		mla	r4, r6, r7, r4
 1606              	.LVL182:
 209:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****             col_count--;
 1607              		.loc 1 209 13 is_stmt 1 view .LVU598
 1608              		.loc 1 209 22 is_stmt 0 view .LVU599
 1609 03bc 013B     		subs	r3, r3, #1
 1610              	.LVL183:
 1611              		.loc 1 209 22 view .LVU600
 1612 03be 9BB2     		uxth	r3, r3
 1613              	.LVL184:
 1614              		.loc 1 209 22 view .LVU601
ARM GAS  /tmp/ccthmfTm.s 			page 60


 1615 03c0 F1E7     		b	.L25
 1616              	.LVL185:
 1617              	.L52:
 1618              		.loc 1 209 22 view .LVU602
 1619              	.LBE248:
 210:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         }
 211:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 1620              		.loc 1 211 9 is_stmt 1 view .LVU603
 1621              		.loc 1 211 22 is_stmt 0 view .LVU604
 1622 03c2 169B     		ldr	r3, [sp, #88]
 1623              	.LVL186:
 1624              		.loc 1 211 22 view .LVU605
 1625 03c4 1F68     		ldr	r7, [r3]
 1626 03c6 049B     		ldr	r3, [sp, #16]
 1627 03c8 1E68     		ldr	r6, [r3]
 1628              	.LVL187:
 1629              	.LBB249:
 1630              	.LBI249:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1631              		.loc 2 882 30 is_stmt 1 view .LVU606
 1632              	.LBB250:
 1633              		.loc 2 893 5 view .LVU607
 1634              		.loc 2 893 87 is_stmt 0 view .LVU608
 1635 03ca 26EAE672 		bic	r2, r6, r6, asr #31
 1636              	.LVL188:
 1637              		.loc 2 893 12 view .LVU609
 1638 03ce 9540     		lsls	r5, r5, r2
 1639              	.LVL189:
 1640              	.LBB251:
 1641              	.LBI251:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1642              		.loc 2 823 30 is_stmt 1 view .LVU610
 1643              	.LBB252:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1644              		.loc 2 825 5 view .LVU611
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1645              		.loc 2 826 5 view .LVU612
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1646              		.loc 2 829 5 view .LVU613
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1647              		.loc 2 830 5 view .LVU614
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1648              		.loc 2 833 5 view .LVU615
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1649              		.loc 2 833 26 is_stmt 0 view .LVU616
 1650 03d0 4FF0804C 		mov	ip, #1073741824
 1651 03d4 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1652              		.loc 2 833 39 view .LVU617
 1653 03d8 E917     		asrs	r1, r5, #31
 1654              	.LVL190:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1655              		.loc 2 833 51 view .LVU618
 1656 03da FB17     		asrs	r3, r7, #31
 1657 03dc 07FB01F1 		mul	r1, r7, r1
 1658 03e0 05FB0311 		mla	r1, r5, r3, r1
 1659 03e4 A7FB0523 		umull	r2, r3, r7, r5
ARM GAS  /tmp/ccthmfTm.s 			page 61


 1660 03e8 0B44     		add	r3, r3, r1
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1661              		.loc 2 833 37 view .LVU619
 1662 03ea 1CEB020C 		adds	ip, ip, r2
 1663 03ee 4EEB030E 		adc	lr, lr, r3
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1664              		.loc 2 837 5 is_stmt 1 view .LVU620
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1665              		.loc 2 837 39 is_stmt 0 view .LVU621
 1666 03f2 4FEADC73 		lsr	r3, ip, #31
 1667 03f6 43EA4E03 		orr	r3, r3, lr, lsl #1
 1668              	.LVL191:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1669              		.loc 2 839 5 is_stmt 1 view .LVU622
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1670              		.loc 2 839 5 is_stmt 0 view .LVU623
 1671              	.LBE252:
 1672              	.LBE251:
 1673              		.loc 2 893 12 view .LVU624
 1674 03fa 002E     		cmp	r6, #0
 1675 03fc 5DDD     		ble	.L53
 1676 03fe 0026     		movs	r6, #0
 1677              	.LVL192:
 1678              	.L27:
 1679              	.LBB253:
 1680              	.LBI253:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1681              		.loc 2 850 30 is_stmt 1 view .LVU625
 1682              	.LBB254:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1683              		.loc 2 852 5 view .LVU626
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1684              		.loc 2 853 5 view .LVU627
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1685              		.loc 2 853 39 is_stmt 0 view .LVU628
 1686 0400 0122     		movs	r2, #1
 1687 0402 B240     		lsls	r2, r2, r6
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1688              		.loc 2 853 19 view .LVU629
 1689 0404 013A     		subs	r2, r2, #1
 1690              	.LVL193:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1691              		.loc 2 854 5 is_stmt 1 view .LVU630
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1692              		.loc 2 854 13 is_stmt 0 view .LVU631
 1693 0406 03EA0201 		and	r1, r3, r2
 1694              	.LVL194:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1695              		.loc 2 857 5 is_stmt 1 view .LVU632
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1696              		.loc 2 860 5 view .LVU633
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1697              		.loc 2 860 13 is_stmt 0 view .LVU634
 1698 040a 5210     		asrs	r2, r2, #1
 1699              	.LVL195:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1700              		.loc 2 861 5 is_stmt 1 view .LVU635
ARM GAS  /tmp/ccthmfTm.s 			page 62


 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1701              		.loc 2 861 8 is_stmt 0 view .LVU636
 1702 040c 3341     		asrs	r3, r3, r6
 1703              	.LVL196:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1704              		.loc 2 861 8 view .LVU637
 1705 040e 56D4     		bmi	.L54
 1706              	.L28:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1707              		.loc 2 865 5 is_stmt 1 view .LVU638
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1708              		.loc 2 865 8 is_stmt 0 view .LVU639
 1709 0410 9142     		cmp	r1, r2
 1710 0412 00DD     		ble	.L29
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1711              		.loc 2 867 9 is_stmt 1 view .LVU640
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1712              		.loc 2 867 15 is_stmt 0 view .LVU641
 1713 0414 0133     		adds	r3, r3, #1
 1714              	.LVL197:
 1715              	.L29:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1716              		.loc 2 870 5 is_stmt 1 view .LVU642
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1717              		.loc 2 870 5 is_stmt 0 view .LVU643
 1718              	.LBE254:
 1719              	.LBE253:
 1720              	.LBE250:
 1721              	.LBE249:
 212:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 += out_offset;
 1722              		.loc 1 212 9 is_stmt 1 view .LVU644
 1723              		.loc 1 212 20 is_stmt 0 view .LVU645
 1724 0416 179A     		ldr	r2, [sp, #92]
 1725 0418 1344     		add	r3, r3, r2
 1726              	.LVL198:
 213:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 1727              		.loc 1 213 9 is_stmt 1 view .LVU646
 1728              		.loc 1 213 20 is_stmt 0 view .LVU647
 1729 041a 069A     		ldr	r2, [sp, #24]
 1730 041c 9342     		cmp	r3, r2
 1731 041e B8BF     		it	lt
 1732 0420 1346     		movlt	r3, r2
 1733              	.LVL199:
 214:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 1734              		.loc 1 214 9 is_stmt 1 view .LVU648
 1735              		.loc 1 214 20 is_stmt 0 view .LVU649
 1736 0422 079A     		ldr	r2, [sp, #28]
 1737 0424 9342     		cmp	r3, r2
 1738 0426 A8BF     		it	ge
 1739 0428 1346     		movge	r3, r2
 1740              	.LVL200:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_0++ = (int8_t)ch_0_out_0;
 1741              		.loc 1 215 9 is_stmt 1 view .LVU650
 1742              		.loc 1 215 15 is_stmt 0 view .LVU651
 1743 042a 1C9A     		ldr	r2, [sp, #112]
 1744              	.LVL201:
 1745              		.loc 1 215 18 view .LVU652
ARM GAS  /tmp/ccthmfTm.s 			page 63


 1746 042c 02F8013B 		strb	r3, [r2], #1
 1747              	.LVL202:
 216:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 217:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 1748              		.loc 1 217 9 is_stmt 1 view .LVU653
 1749              		.loc 1 217 22 is_stmt 0 view .LVU654
 1750 0430 169B     		ldr	r3, [sp, #88]
 1751              	.LVL203:
 1752              		.loc 1 217 22 view .LVU655
 1753 0432 1868     		ldr	r0, [r3]
 1754              	.LVL204:
 1755              		.loc 1 217 22 view .LVU656
 1756 0434 049B     		ldr	r3, [sp, #16]
 1757 0436 D3F800C0 		ldr	ip, [r3]
 1758              	.LVL205:
 1759              	.LBB258:
 1760              	.LBI258:
 882:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1761              		.loc 2 882 30 is_stmt 1 view .LVU657
 1762              	.LBB259:
 1763              		.loc 2 893 5 view .LVU658
 1764              		.loc 2 893 87 is_stmt 0 view .LVU659
 1765 043a 2CEAEC71 		bic	r1, ip, ip, asr #31
 1766              		.loc 2 893 12 view .LVU660
 1767 043e 04FA01F1 		lsl	r1, r4, r1
 1768              	.LVL206:
 1769              	.LBB260:
 1770              	.LBI260:
 823:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1771              		.loc 2 823 30 is_stmt 1 view .LVU661
 1772              	.LBB261:
 825:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     union arm_nn_long_long mult;
 1773              		.loc 2 825 5 view .LVU662
 826:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1774              		.loc 2 826 5 view .LVU663
 829:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     mult.word.high = 0;
 1775              		.loc 2 829 5 view .LVU664
 830:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1776              		.loc 2 830 5 view .LVU665
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1777              		.loc 2 833 5 view .LVU666
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1778              		.loc 2 833 26 is_stmt 0 view .LVU667
 1779 0442 4FF08043 		mov	r3, #1073741824
 1780 0446 4FF0000E 		mov	lr, #0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1781              		.loc 2 833 39 view .LVU668
 1782 044a CF17     		asrs	r7, r1, #31
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1783              		.loc 2 833 51 view .LVU669
 1784 044c 4FEAE079 		asr	r9, r0, #31
 1785 0450 00FB07F4 		mul	r4, r0, r7
 1786              	.LVL207:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1787              		.loc 2 833 51 view .LVU670
 1788 0454 01FB0944 		mla	r4, r1, r9, r4
 1789 0458 A0FB0101 		umull	r0, r1, r0, r1
ARM GAS  /tmp/ccthmfTm.s 			page 64


 1790              	.LVL208:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1791              		.loc 2 833 51 view .LVU671
 1792 045c 2144     		add	r1, r1, r4
 1793              	.LVL209:
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1794              		.loc 2 833 37 view .LVU672
 1795 045e 1B18     		adds	r3, r3, r0
 833:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1796              		.loc 2 833 37 view .LVU673
 1797 0460 4EEB010E 		adc	lr, lr, r1
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1798              		.loc 2 837 5 is_stmt 1 view .LVU674
 837:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1799              		.loc 2 837 39 is_stmt 0 view .LVU675
 1800 0464 DB0F     		lsrs	r3, r3, #31
 1801 0466 43EA4E03 		orr	r3, r3, lr, lsl #1
 1802              	.LVL210:
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1803              		.loc 2 839 5 is_stmt 1 view .LVU676
 839:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1804              		.loc 2 839 5 is_stmt 0 view .LVU677
 1805              	.LBE261:
 1806              	.LBE260:
 1807              		.loc 2 893 12 view .LVU678
 1808 046a BCF1000F 		cmp	ip, #0
 1809 046e 28DD     		ble	.L55
 1810 0470 4FF0000C 		mov	ip, #0
 1811              	.LVL211:
 1812              	.L30:
 1813              	.LBB262:
 1814              	.LBI262:
 850:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** {
 1815              		.loc 2 850 30 is_stmt 1 view .LVU679
 1816              	.LBB263:
 852:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     const int32_t remainder_mask = (1 << exponent) - 1;
 1817              		.loc 2 852 5 view .LVU680
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1818              		.loc 2 853 5 view .LVU681
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1819              		.loc 2 853 39 is_stmt 0 view .LVU682
 1820 0474 0121     		movs	r1, #1
 1821 0476 01FA0CF1 		lsl	r1, r1, ip
 853:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     int32_t remainder = remainder_mask & dividend;
 1822              		.loc 2 853 19 view .LVU683
 1823 047a 0139     		subs	r1, r1, #1
 1824              	.LVL212:
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1825              		.loc 2 854 5 is_stmt 1 view .LVU684
 854:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1826              		.loc 2 854 13 is_stmt 0 view .LVU685
 1827 047c 03EA0100 		and	r0, r3, r1
 1828              	.LVL213:
 857:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** 
 1829              		.loc 2 857 5 is_stmt 1 view .LVU686
 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1830              		.loc 2 860 5 view .LVU687
ARM GAS  /tmp/ccthmfTm.s 			page 65


 860:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     if (result < 0)
 1831              		.loc 2 860 13 is_stmt 0 view .LVU688
 1832 0480 4910     		asrs	r1, r1, #1
 1833              	.LVL214:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1834              		.loc 2 861 5 is_stmt 1 view .LVU689
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1835              		.loc 2 861 8 is_stmt 0 view .LVU690
 1836 0482 53FA0CF3 		asrs	r3, r3, ip
 1837              	.LVL215:
 861:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1838              		.loc 2 861 8 view .LVU691
 1839 0486 1FD4     		bmi	.L56
 1840              	.L31:
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1841              		.loc 2 865 5 is_stmt 1 view .LVU692
 865:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     {
 1842              		.loc 2 865 8 is_stmt 0 view .LVU693
 1843 0488 8842     		cmp	r0, r1
 1844 048a 00DD     		ble	.L32
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1845              		.loc 2 867 9 is_stmt 1 view .LVU694
 867:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1846              		.loc 2 867 15 is_stmt 0 view .LVU695
 1847 048c 0133     		adds	r3, r3, #1
 1848              	.LVL216:
 1849              	.L32:
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1850              		.loc 2 870 5 is_stmt 1 view .LVU696
 870:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h **** }
 1851              		.loc 2 870 5 is_stmt 0 view .LVU697
 1852              	.LBE263:
 1853              	.LBE262:
 1854              	.LBE259:
 1855              	.LBE258:
 218:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 += out_offset;
 1856              		.loc 1 218 9 is_stmt 1 view .LVU698
 1857              		.loc 1 218 20 is_stmt 0 view .LVU699
 1858 048e 1799     		ldr	r1, [sp, #92]
 1859 0490 0B44     		add	r3, r3, r1
 1860              	.LVL217:
 219:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 1861              		.loc 1 219 9 is_stmt 1 view .LVU700
 1862              		.loc 1 219 20 is_stmt 0 view .LVU701
 1863 0492 0699     		ldr	r1, [sp, #24]
 1864 0494 9942     		cmp	r1, r3
 1865 0496 B8BF     		it	lt
 1866 0498 1946     		movlt	r1, r3
 1867 049a 0B46     		mov	r3, r1
 1868              	.LVL218:
 220:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 1869              		.loc 1 220 9 is_stmt 1 view .LVU702
 1870              		.loc 1 220 20 is_stmt 0 view .LVU703
 1871 049c 0799     		ldr	r1, [sp, #28]
 1872              	.LVL219:
 1873              		.loc 1 220 20 view .LVU704
 1874 049e 9942     		cmp	r1, r3
ARM GAS  /tmp/ccthmfTm.s 			page 66


 1875 04a0 A8BF     		it	ge
 1876 04a2 1946     		movge	r1, r3
 1877 04a4 0B46     		mov	r3, r1
 1878              	.LVL220:
 221:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         *out_1++ = (int8_t)ch_0_out_1;
 1879              		.loc 1 221 9 is_stmt 1 view .LVU705
 1880              		.loc 1 221 18 is_stmt 0 view .LVU706
 1881 04a6 0999     		ldr	r1, [sp, #36]
 1882              	.LVL221:
 1883              		.loc 1 221 18 view .LVU707
 1884 04a8 0B70     		strb	r3, [r1]
 222:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_mult++;
 1885              		.loc 1 222 9 is_stmt 1 view .LVU708
 1886              	.LVL222:
 223:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****         out_shift++;
 1887              		.loc 1 223 9 view .LVU709
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1888              		.loc 1 215 15 is_stmt 0 view .LVU710
 1889 04aa 1C92     		str	r2, [sp, #112]
 1890              	.LVL223:
 1891              	.L21:
 215:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 1892              		.loc 1 215 15 view .LVU711
 1893              	.LBE270:
 224:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     }
 225:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 226:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     out_0 += output_ch;
 1894              		.loc 1 226 5 is_stmt 1 view .LVU712
 227:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** 
 228:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     /* return the new output pointer with offset */
 229:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     return out_0;
 1895              		.loc 1 229 5 view .LVU713
 230:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** #else
 231:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)input_a;
 232:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)input_b;
 233:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)output_ch;
 234:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)out_shift;
 235:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)out_mult;
 236:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)out_offset;
 237:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)activation_min;
 238:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)activation_max;
 239:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)num_col_a;
 240:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)output_bias;
 241:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     (void)out_0;
 242:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     /* To be completed */
 243:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c ****     return NULL;
 244:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** #endif
 245:Middlewares/tensorflow/third_party/cmsis_nn/Source/ConvolutionFunctions/arm_nn_mat_mult_kernel_s8_s16.c **** }
 1896              		.loc 1 245 1 is_stmt 0 view .LVU714
 1897 04ac 0B9B     		ldr	r3, [sp, #44]
 1898 04ae 1C9A     		ldr	r2, [sp, #112]
 1899 04b0 1344     		add	r3, r3, r2
 1900              	.LVL224:
 1901              		.loc 1 245 1 view .LVU715
 1902 04b2 1846     		mov	r0, r3
 1903 04b4 0DB0     		add	sp, sp, #52
 1904              	.LCFI2:
ARM GAS  /tmp/ccthmfTm.s 			page 67


 1905              		.cfi_remember_state
 1906              		.cfi_def_cfa_offset 36
 1907              		@ sp needed
 1908 04b6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1909              	.LVL225:
 1910              	.L53:
 1911              	.LCFI3:
 1912              		.cfi_restore_state
 1913              	.LBB271:
 1914              	.LBB267:
 1915              	.LBB257:
 1916              		.loc 2 893 12 view .LVU716
 1917 04ba 7642     		rsbs	r6, r6, #0
 1918              	.LVL226:
 1919              		.loc 2 893 12 view .LVU717
 1920 04bc A0E7     		b	.L27
 1921              	.LVL227:
 1922              	.L54:
 1923              	.LBB256:
 1924              	.LBB255:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1925              		.loc 2 863 9 is_stmt 1 view .LVU718
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1926              		.loc 2 863 18 is_stmt 0 view .LVU719
 1927 04be 0132     		adds	r2, r2, #1
 1928              	.LVL228:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1929              		.loc 2 863 18 view .LVU720
 1930 04c0 A6E7     		b	.L28
 1931              	.LVL229:
 1932              	.L55:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1933              		.loc 2 863 18 view .LVU721
 1934              	.LBE255:
 1935              	.LBE256:
 1936              	.LBE257:
 1937              	.LBE267:
 1938              	.LBB268:
 1939              	.LBB266:
 1940              		.loc 2 893 12 view .LVU722
 1941 04c2 CCF1000C 		rsb	ip, ip, #0
 1942              	.LVL230:
 1943              		.loc 2 893 12 view .LVU723
 1944 04c6 D5E7     		b	.L30
 1945              	.LVL231:
 1946              	.L56:
 1947              	.LBB265:
 1948              	.LBB264:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1949              		.loc 2 863 9 is_stmt 1 view .LVU724
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1950              		.loc 2 863 18 is_stmt 0 view .LVU725
 1951 04c8 0131     		adds	r1, r1, #1
 1952              	.LVL232:
 863:Middlewares/tensorflow/third_party/cmsis_nn/Include/arm_nnsupportfunctions.h ****     }
 1953              		.loc 2 863 18 view .LVU726
 1954 04ca DDE7     		b	.L31
ARM GAS  /tmp/ccthmfTm.s 			page 68


 1955              	.LBE264:
 1956              	.LBE265:
 1957              	.LBE266:
 1958              	.LBE268:
 1959              	.LBE271:
 1960              		.cfi_endproc
 1961              	.LFE47:
 1963              		.text
 1964              	.Letext0:
 1965              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1966              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1967              		.file 6 "/usr/include/newlib/sys/_types.h"
 1968              		.file 7 "/usr/include/newlib/sys/reent.h"
 1969              		.file 8 "/usr/include/newlib/sys/lock.h"
ARM GAS  /tmp/ccthmfTm.s 			page 69


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_nn_mat_mult_kernel_s8_s16.c
     /tmp/ccthmfTm.s:18     .text.arm_nn_mat_mult_kernel_s8_s16:0000000000000000 $t
     /tmp/ccthmfTm.s:26     .text.arm_nn_mat_mult_kernel_s8_s16:0000000000000000 arm_nn_mat_mult_kernel_s8_s16

NO UNDEFINED SYMBOLS
