   Lattice Mapping Report File for Design Module 'matrix_driver_ms_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Thu Nov 30 15:28:47 2023

Design Information
------------------

Command line:   map -i matrix_driver_ms_impl_1_syn.udb -pdc C:/Users/msusanto/De
     sktop/matrix_driver_ms-20231130T225944Z-001/matrix_driver_ms/matrix_driver_
     pins.pdc -o matrix_driver_ms_impl_1_map.udb -mp matrix_driver_ms_impl_1.mrp
     -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  78 out of  5280 (1%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           204 out of  5280 (4%)
      Number of logic LUT4s:             140
      Number of inserted feedthru LUT4s:  28
      Number of ripple logic:             18 (36 LUT4s)
   Number of IO sites used:   14 out of 39 (36%)
      Number of IO sites used for general PIO: 14
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 14 out of 36 (39%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 14 out of 39 (36%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  4
      Net clk_c: 5 loads, 5 rising, 0 falling (Driver: Port clk)
      Net counter[4]: 1 loads, 1 rising, 0 falling (Driver: Pin
     counter_320__i5/Q)
      Net dclk: 54 loads, 39 rising, 15 falling (Driver: Pin dd.counter/Q)
      Net sck_c: 16 loads, 16 rising, 0 falling (Driver: Port sck)
   Number of Clock Enables:  5
      Net dd.n526: 1 loads, 1 SLICEs
      Net dd.init: 1 loads, 1 SLICEs
      Net dd.wd.sr.n883: 14 loads, 14 SLICEs
      Net dd.ucnt.n920: 8 loads, 8 SLICEs
      Pin cen: 16 loads, 15 SLICEs (Net: cen_c)
   Number of LSRs:  9
      Net reset_N_12: 5 loads, 5 SLICEs
      Net dd.wd.state_FSM_illegal: 3 loads, 3 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net dd.wrreset: 2 loads, 2 SLICEs
      Net dd.init: 2 loads, 2 SLICEs
      Net dd.wd.sr.n908: 1 loads, 1 SLICEs
      Net dd.wd.sr.state_FSM_illegal: 3 loads, 3 SLICEs
      Net dd.cnt_FSM_illegal: 8 loads, 8 SLICEs
      Net dd.shftset: 6 loads, 6 SLICEs
      Net dd.cn.state_FSM_illegal: 11 loads, 11 SLICEs
   Top 10 highest fanout non-clock nets:
      Net cen_c: 20 loads
      Net dd.msg[6]: 18 loads
      Net dd.init: 17 loads
      Net dd.msg[4]: 17 loads
      Net dd.msg[15]: 15 loads
      Net dd.chpdata_13__N_197: 14 loads
      Net dd.wd.sr.n883: 14 loads
      Net dd.chpdata_13__N_196: 12 loads
      Net dd.dc.chp3_13__N_130: 12 loads
      Net VCC_net: 11 loads




   Number of warnings:  3
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [clk] is assigned to a non clock dedicated pin
     [4], which might affect the clock performance. Use dedicated clock
     resources for the port.
WARNING - map: The clock port [clk] is assigned to a non clock dedicated pin
     [4], which might affect the clock performance. Use dedicated clock
     resources for the port.
WARNING - map: The clock port [sck] is assigned to a non clock dedicated pin
     [48], which might affect the clock performance. Use dedicated clock
     resources for the port.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| csclk               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| data                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| wr                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cs                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| led[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| cen                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i16_1_lut was optimized away.
Block i1 was optimized away.

ASIC Components
---------------

Instance Name: dd/spi/msg_i0_i0
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 60 MB























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
