
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "wlan_agc_axiw.h"

/*
* The configuration table for devices
*/

WLAN_AGC_AXIW_Config WLAN_AGC_AXIW_ConfigTable[] =
{
	{
		XPAR_WLAN_AGC_XC_VERSION,
		XPAR_WLAN_AGC_XC_CREATE,
		XPAR_WLAN_AGC_XC_RELEASE,
		XPAR_WLAN_AGC_XC_OPEN,
		XPAR_WLAN_AGC_XC_CLOSE,
		XPAR_WLAN_AGC_XC_READ,
		XPAR_WLAN_AGC_XC_WRITE,
		XPAR_WLAN_AGC_XC_GET_SHMEM,
		XPAR_WLAN_AGC_MEMMAP_TIMING_RESET,
		XPAR_WLAN_AGC_MEMMAP_TIMING_RESET_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_TIMING_RESET_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB,
		XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_RSSI_PWR_CALIB_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_B0_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_IIR_COEF_A1_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_RESET,
		XPAR_WLAN_AGC_MEMMAP_RESET_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_RESET_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_TIMING_AGC,
		XPAR_WLAN_AGC_MEMMAP_TIMING_AGC_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_TIMING_AGC_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_TARGET,
		XPAR_WLAN_AGC_MEMMAP_TARGET_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_TARGET_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_CONFIG,
		XPAR_WLAN_AGC_MEMMAP_CONFIG_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_CONFIG_BIN_PT,
		XPAR_WLAN_AGC_MEMMAP_TIMING_DCO,
		XPAR_WLAN_AGC_MEMMAP_TIMING_DCO_N_BITS,
		XPAR_WLAN_AGC_MEMMAP_TIMING_DCO_BIN_PT,
		XPAR_WLAN_AGC_DEVICE_ID,
		XPAR_WLAN_AGC_BASEADDR
	}
};


