// Seed: 1655737630
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    input wire id_7,
    output supply1 id_8,
    output wor id_9,
    input wire id_10,
    input supply1 id_11
);
  wire id_13;
  ;
  wire id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd59
) (
    input wire id_0,
    input wand id_1,
    input wor _id_2,
    output supply0 id_3,
    input supply1 id_4
);
  logic [id_2 : -1 'b0] id_6 = id_6;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_11 = 0;
endmodule
