
*** Running xst
    with args -ifn rt_audio_controller.xst -ofn rt_audio_controller.srp -intstyle ise

Reading design: rt_audio_controller.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v" into library work
Parsing module <ac97cmd>.
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.v" into library work
Parsing module <ac97>.
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Parsing module <rt_audio_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <rt_audio_controller>.

Elaborating module <IBUFG>.

Elaborating module <ac97cmd>.

Elaborating module <ac97>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <rt_audio_controller>.
    Related source file is "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v".
    Summary:
	no macro.
Unit <rt_audio_controller> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../../ac97cmd.ngc>.
Reading core <../../../ac97.ngc>.
Loading core <ac97cmd> for timing and area information for instance <controller>.
Loading core <ac97> for timing and area information for instance <datapath>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rt_audio_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block rt_audio_controller, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd4> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd1> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd3> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_4> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_4_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_0> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_0_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_1> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_1_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_2> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_2_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_3> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_3_1> 
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd4> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd1> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <cur_state_FSM_FFd3> in Unit <controller> is equivalent to the following FF/Latch : <cur_state_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_4> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_4_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_0> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_0_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_1> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_1_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_2> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_2_1> 
INFO:Xst:2260 - The FF/Latch <bit_count_3> in Unit <datapath> is equivalent to the following FF/Latch : <bit_count_3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gclk                               | IBUF+BUFG              | 23    |
bitclk                             | IBUF+BUFG              | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.712ns (Maximum Frequency: 78.666MHz)
   Minimum input arrival time before clock: 7.921ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

=========================================================================
