// Generated by stratus_hls 19.25-s100  (93142.260418)
// Wed Sep  7 16:24:57 2022
// from fir.cc
#include "fir_rtl.h"

struct fir;
fir::fir(sc_module_name name) : sc_module(name) 
    ,clk("clk")
    ,rst("rst")
    ,coeffs_table_0("coeffs_table_0")
    ,coeffs_table_1("coeffs_table_1")
    ,coeffs_table_2("coeffs_table_2")
    ,coeffs_table_3("coeffs_table_3")
    ,coeffs_table_4("coeffs_table_4")
    ,coeffs_table_5("coeffs_table_5")
    ,coeffs_table_6("coeffs_table_6")
    ,coeffs_table_7("coeffs_table_7")
    ,din_busy("din_busy")
    ,din_vld("din_vld")
    ,din_data("din_data")
    ,dout_busy("dout_busy")
    ,dout_vld("dout_vld")
    ,dout_data("dout_data")
    ,dout_m_req_m_prev_trig_req("dout_m_req_m_prev_trig_req")
    ,dout_m_unacked_req("dout_m_unacked_req")
    ,din_m_unvalidated_req("din_m_unvalidated_req")
    ,global_state_next("global_state_next")
    ,gs_ctrl4("gs_ctrl4")
    ,gs_ctrl3("gs_ctrl3")
    ,gs_ctrl2("gs_ctrl2")
    ,gs_ctrl1("gs_ctrl1")
    ,gs_ctrl0("gs_ctrl0")
    ,dout_m_req_m_trig_req("dout_m_req_m_trig_req")
    ,din_m_busy_req_0("din_m_busy_req_0")
    ,sreg_1("sreg_1")
    ,global_state("global_state")
    ,stall0("stall0")
    ,fir_N_Muxb_1_2_11_4_1_out1("fir_N_Muxb_1_2_11_4_1_out1")
    ,fir_gen_busy_r_1_2_in1("fir_gen_busy_r_1_2_in1")
    ,fir_gen_busy_r_1_2_in2("fir_gen_busy_r_1_2_in2")
    ,fir_gen_busy_r_1_2_in3("fir_gen_busy_r_1_2_in3")
    ,fir_gen_busy_r_1_2_out1("fir_gen_busy_r_1_2_out1")
    ,fir_Xor_1Ux1U_1U_1_4_in1("fir_Xor_1Ux1U_1U_1_4_in1")
    ,fir_Or_1Ux1U_1U_4_5_in2("fir_Or_1Ux1U_1U_4_5_in2")
    ,fir_Xor_1Ux1U_1U_1_4_out1("fir_Xor_1Ux1U_1U_1_4_out1")
    ,fir_Or_1Ux1U_1U_4_5_out1("fir_Or_1Ux1U_1U_4_5_out1")
    ,fir_And_1Ux1U_1U_1_6_in2("fir_And_1Ux1U_1U_1_6_in2")
    ,fir_And_1Ux1U_1U_1_6_in1("fir_And_1Ux1U_1U_1_6_in1")
    ,fir_And_1Ux1U_1U_1_6_out1("fir_And_1Ux1U_1U_1_6_out1")
    ,fir_Xor_1Ux1U_1U_1_4_in2("fir_Xor_1Ux1U_1U_1_4_in2")
    ,fir_Not_1U_1U_1_7_out1("fir_Not_1U_1U_1_7_out1")
    ,fir_Add_11Ux11U_11U_4_14_out1("fir_Add_11Ux11U_11U_4_14_out1")
    ,fir_Add_3U_4_4_8_in1("fir_Add_3U_4_4_8_in1")
    ,fir_Add_3U_4_4_8_out1("fir_Add_3U_4_4_8_out1")
    ,fir_Add_3U_4_4_9_out1("fir_Add_3U_4_4_9_out1")
    ,fir_Add_3Ux1U_4U_4_11_in2("fir_Add_3Ux1U_4U_4_11_in2")
    ,fir_Add_3Ux1U_4U_4_11_in1("fir_Add_3Ux1U_4U_4_11_in1")
    ,fir_Add_3Ux1U_4U_4_11_out1("fir_Add_3Ux1U_4U_4_11_out1")
    ,fir_Add_3U_4_4_9_in1("fir_Add_3U_4_4_9_in1")
    ,fir_LessThan_1U_10_4_10_out1("fir_LessThan_1U_10_4_10_out1")
    ,fir_Mul_8Ux8U_11U_4_13_out1("fir_Mul_8Ux8U_11U_4_13_out1")
    ,s_reg_19("s_reg_19")
    ,fir_N_Mux_8_8_12_4_12_out1("fir_N_Mux_8_8_12_4_12_out1")
    ,shift_reg_DIN("shift_reg_DIN")
    ,shift_reg_CE("shift_reg_CE")
    ,shift_reg_RW("shift_reg_RW")
    ,shift_reg_in1("shift_reg_in1")
    ,shift_reg_out1("shift_reg_out1")
{
  shift_reg = new fir_RAM_8X8_1("shift_reg");
  shift_reg->DIN(shift_reg_DIN);
  shift_reg->CE(shift_reg_CE);
  shift_reg->RW(shift_reg_RW);
  shift_reg->in1(shift_reg_in1);
  shift_reg->out1(shift_reg_out1);
  shift_reg->clk(clk);

  fir_N_Mux_8_8_12_4_12 = new fir_N_Mux_8_8_12_4("fir_N_Mux_8_8_12_4_12");
  fir_N_Mux_8_8_12_4_12->in9(coeffs_table_7);
  fir_N_Mux_8_8_12_4_12->in8(coeffs_table_6);
  fir_N_Mux_8_8_12_4_12->in7(coeffs_table_5);
  fir_N_Mux_8_8_12_4_12->in6(coeffs_table_4);
  fir_N_Mux_8_8_12_4_12->in5(coeffs_table_3);
  fir_N_Mux_8_8_12_4_12->in4(coeffs_table_2);
  fir_N_Mux_8_8_12_4_12->in3(coeffs_table_1);
  fir_N_Mux_8_8_12_4_12->in2(coeffs_table_0);
  fir_N_Mux_8_8_12_4_12->ctrl1(s_reg_19);
  fir_N_Mux_8_8_12_4_12->out1(fir_N_Mux_8_8_12_4_12_out1);

  fir_Mul_8Ux8U_11U_4_13 = new fir_Mul_8Ux8U_11U_4("fir_Mul_8Ux8U_11U_4_13");
  fir_Mul_8Ux8U_11U_4_13->in2(fir_N_Mux_8_8_12_4_12_out1);
  fir_Mul_8Ux8U_11U_4_13->in1(shift_reg_out1);
  fir_Mul_8Ux8U_11U_4_13->out1(fir_Mul_8Ux8U_11U_4_13_out1);

  fir_LessThan_1U_10_4_10 = new fir_LessThan_1U_10_4("fir_LessThan_1U_10_4_10");
  fir_LessThan_1U_10_4_10->in1(fir_Add_3U_4_4_9_in1);
  fir_LessThan_1U_10_4_10->out1(fir_LessThan_1U_10_4_10_out1);

  fir_Add_3Ux1U_4U_4_11 = new fir_Add_3Ux1U_4U_4("fir_Add_3Ux1U_4U_4_11");
  fir_Add_3Ux1U_4U_4_11->in2(fir_Add_3Ux1U_4U_4_11_in2);
  fir_Add_3Ux1U_4U_4_11->in1(fir_Add_3Ux1U_4U_4_11_in1);
  fir_Add_3Ux1U_4U_4_11->out1(fir_Add_3Ux1U_4U_4_11_out1);

  fir_Add_3U_4_4_9 = new fir_Add_3U_4_4("fir_Add_3U_4_4_9");
  fir_Add_3U_4_4_9->in1(fir_Add_3U_4_4_9_in1);
  fir_Add_3U_4_4_9->out1(fir_Add_3U_4_4_9_out1);

  fir_Add_3U_4_4_8 = new fir_Add_3U_4_4("fir_Add_3U_4_4_8");
  fir_Add_3U_4_4_8->in1(fir_Add_3U_4_4_8_in1);
  fir_Add_3U_4_4_8->out1(fir_Add_3U_4_4_8_out1);

  fir_Add_11Ux11U_11U_4_14 = new fir_Add_11Ux11U_11U_4(
  "fir_Add_11Ux11U_11U_4_14");
  fir_Add_11Ux11U_11U_4_14->in2(fir_Mul_8Ux8U_11U_4_13_out1);
  fir_Add_11Ux11U_11U_4_14->in1(dout_data);
  fir_Add_11Ux11U_11U_4_14->out1(fir_Add_11Ux11U_11U_4_14_out1);

  fir_Not_1U_1U_1_7 = new fir_Not_1U_1U_1("fir_Not_1U_1U_1_7");
  fir_Not_1U_1U_1_7->in1(fir_Xor_1Ux1U_1U_1_4_in2);
  fir_Not_1U_1U_1_7->out1(fir_Not_1U_1U_1_7_out1);

  fir_And_1Ux1U_1U_1_6 = new fir_And_1Ux1U_1U_1("fir_And_1Ux1U_1U_1_6");
  fir_And_1Ux1U_1U_1_6->in2(fir_And_1Ux1U_1U_1_6_in2);
  fir_And_1Ux1U_1U_1_6->in1(fir_And_1Ux1U_1U_1_6_in1);
  fir_And_1Ux1U_1U_1_6->out1(fir_And_1Ux1U_1U_1_6_out1);

  fir_Or_1Ux1U_1U_4_5 = new fir_Or_1Ux1U_1U_4("fir_Or_1Ux1U_1U_4_5");
  fir_Or_1Ux1U_1U_4_5->in2(fir_Or_1Ux1U_1U_4_5_in2);
  fir_Or_1Ux1U_1U_4_5->in1(fir_Xor_1Ux1U_1U_1_4_out1);
  fir_Or_1Ux1U_1U_4_5->out1(fir_Or_1Ux1U_1U_4_5_out1);

  fir_Xor_1Ux1U_1U_1_4 = new fir_Xor_1Ux1U_1U_1("fir_Xor_1Ux1U_1U_1_4");
  fir_Xor_1Ux1U_1U_1_4->in2(fir_Xor_1Ux1U_1U_1_4_in2);
  fir_Xor_1Ux1U_1U_1_4->in1(fir_Xor_1Ux1U_1U_1_4_in1);
  fir_Xor_1Ux1U_1U_1_4->out1(fir_Xor_1Ux1U_1U_1_4_out1);

  fir_gen_busy_r_1_2 = new fir_gen_busy_r_1("fir_gen_busy_r_1_2");
  fir_gen_busy_r_1_2->in1(fir_gen_busy_r_1_2_in1);
  fir_gen_busy_r_1_2->in2(fir_gen_busy_r_1_2_in2);
  fir_gen_busy_r_1_2->in3(fir_gen_busy_r_1_2_in3);
  fir_gen_busy_r_1_2->out1(fir_gen_busy_r_1_2_out1);

  fir_N_Muxb_1_2_11_4_1 = new fir_N_Muxb_1_2_11_4("fir_N_Muxb_1_2_11_4_1");
  fir_N_Muxb_1_2_11_4_1->in3(fir_gen_busy_r_1_2_in1);
  fir_N_Muxb_1_2_11_4_1->in2(fir_gen_busy_r_1_2_in3);
  fir_N_Muxb_1_2_11_4_1->ctrl1(fir_gen_busy_r_1_2_in2);
  fir_N_Muxb_1_2_11_4_1->out1(fir_N_Muxb_1_2_11_4_1_out1);

  SC_METHOD(drive_dout_data);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_m_busy_req_0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_dout_m_req_m_trig_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_stall0);
  sensitive << ( global_state );
  sensitive << ( fir_gen_busy_r_1_2_out1 );
  sensitive << ( fir_And_1Ux1U_1U_1_6_out1 );

  SC_METHOD(drive_s_reg_19);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_shift_reg_in1);
  sensitive << ( global_state );
  sensitive << ( fir_Add_3U_4_4_8_out1 );
  sensitive << ( s_reg_19 );
  sensitive << ( sreg_1 );

  SC_METHOD(drive_shift_reg_DIN);
  sensitive << ( gs_ctrl0 );
  sensitive << ( shift_reg_out1 );
  sensitive << ( din_data );

  SC_METHOD(drive_shift_reg_CE);
  sensitive << ( stall0 );
  sensitive << ( gs_ctrl1 );
  sensitive << ( fir_LessThan_1U_10_4_10_out1 );

  SC_METHOD(drive_shift_reg_RW);
  sensitive << ( stall0 );
  sensitive << ( gs_ctrl2 );

  SC_METHOD(drive_fir_Add_3U_4_4_8_in1);
  sensitive << ( gs_ctrl3 );
  sensitive << ( s_reg_19 );

  SC_METHOD(drive_fir_Add_3U_4_4_9_in1);
  sensitive << ( s_reg_19 );

  SC_METHOD(drive_fir_Add_3Ux1U_4U_4_11_in2);
  sensitive << ( gs_ctrl4 );
  sensitive << ( sreg_1 );

  SC_METHOD(drive_fir_Add_3Ux1U_4U_4_11_in1);

  SC_METHOD(drive_sreg_1);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_global_state);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_global_state_next);
  sensitive << ( global_state );
  sensitive << ( fir_LessThan_1U_10_4_10_out1 );
  sensitive << ( sreg_1 );

  SC_METHOD(drive_gs_ctrl0);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl1);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl2);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl3);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_gs_ctrl4);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_din_busy);
  sensitive << ( fir_gen_busy_r_1_2_out1 );

  SC_METHOD(drive_fir_gen_busy_r_1_2_in1);
  sensitive << ( din_vld );

  SC_METHOD(drive_fir_gen_busy_r_1_2_in2);
  sensitive << ( din_m_busy_req_0 );

  SC_METHOD(drive_fir_gen_busy_r_1_2_in3);
  sensitive << ( din_m_unvalidated_req );

  SC_METHOD(drive_din_m_unvalidated_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_dout_vld);
  sensitive << ( fir_Or_1Ux1U_1U_4_5_out1 );

  SC_METHOD(drive_fir_Or_1Ux1U_1U_4_5_in2);
  sensitive << ( dout_m_unacked_req );

  SC_METHOD(drive_dout_m_unacked_req);
  sensitive << clk.pos();
  dont_initialize();

  SC_METHOD(drive_fir_And_1Ux1U_1U_1_6_in2);
  sensitive << ( dout_busy );

  SC_METHOD(drive_fir_And_1Ux1U_1U_1_6_in1);
  sensitive << ( dout_vld );

  SC_METHOD(drive_fir_Xor_1Ux1U_1U_1_4_in2);
  sensitive << ( dout_m_req_m_trig_req );

  SC_METHOD(drive_fir_Xor_1Ux1U_1U_1_4_in1);
  sensitive << ( dout_m_req_m_prev_trig_req );

  SC_METHOD(drive_dout_m_req_m_prev_trig_req);
  sensitive << clk.pos();
  dont_initialize();

}
// resource: mux_11bx3i1c
// resource: regr_en_11
void fir::drive_dout_data(){
  switch( (sc_uint<1>)(stall0.read()) ) {
  case 1ULL: 
    break;
  case 0ULL: 
    switch( (sc_uint<4>)(global_state.read()) ) {
    case 12ULL: 
      dout_data = 0ULL;
      break;
    case 13ULL: 
      if ( sreg_1.read().range(3,3) ) {
        dout_data = (sc_uint<11> ) (fir_Add_11Ux11U_11U_4_14_out1.read().range(
                    10,4));
      } else {
        dout_data = fir_Add_11Ux11U_11U_4_14_out1.read();
      }
      break;
    }
    break;
  }
}
// resource: mux_1bx2i2c
// resource: regr_en_ss_1
void fir::drive_din_m_busy_req_0(){
  if ( (rst.read() == 0ULL) ) {
    din_m_busy_req_0 = 1ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state.read()) ) {
      case 10ULL: 
        if ( fir_LessThan_1U_10_4_10_out1.read() );
        else {
          din_m_busy_req_0 = 0ULL;
        }
        break;
      case 11ULL: 
        din_m_busy_req_0 = 1ULL;
        break;
      }
      break;
    }
  }
}
// resource: regr_en_sc_1
void fir::drive_dout_m_req_m_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_trig_req = 0ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state.read()) ) {
      case 13ULL: 
        if ( sreg_1.read().range(3,3) ) {
          dout_m_req_m_trig_req = (sc_uint<1> ) (fir_Not_1U_1U_1_7_out1.read());
        } 
        break;
      }
      break;
    }
  }
}
// resource: mux_1bx3i1c
void fir::drive_stall0(){
  switch( (sc_uint<4>)(global_state.read()) ) {
  default:
    stall0 = 0ULL;
    break;
  case 11ULL: 
    stall0 = (sc_uint<1> )fir_gen_busy_r_1_2_out1.read();
    break;
  case 15ULL: 
    stall0 = fir_And_1Ux1U_1U_1_6_out1.read();
    break;
  }
}
// resource: mux_3bx3i1c
// resource: regr_en_3
void fir::drive_s_reg_19(){
  switch( (sc_uint<1>)(stall0.read()) ) {
  case 1ULL: 
    break;
  case 0ULL: 
    switch( (sc_uint<4>)(global_state.read()) ) {
    case 8ULL: case 12ULL: case 15ULL: 
      s_reg_19 = 0ULL;
      break;
    case 9ULL: 
      s_reg_19 = (sc_uint<3> ) (fir_Add_3U_4_4_9_out1.read());
      break;
    case 14ULL: 
      s_reg_19 = (sc_uint<3> )sreg_1.read();
      break;
    }
    break;
  }
}
// resource: mux_3bx11i8c
void fir::drive_shift_reg_in1(){
  switch( (sc_uint<4>)(global_state.read()) ) {
  default:
    shift_reg_in1 = 0ULL;
    break;
  case 1ULL: 
    shift_reg_in1 = 1ULL;
    break;
  case 2ULL: 
    shift_reg_in1 = 2ULL;
    break;
  case 3ULL: 
    shift_reg_in1 = 3ULL;
    break;
  case 4ULL: 
    shift_reg_in1 = 4ULL;
    break;
  case 5ULL: 
    shift_reg_in1 = 5ULL;
    break;
  case 6ULL: 
    shift_reg_in1 = 6ULL;
    break;
  case 7ULL: case 11ULL: 
    shift_reg_in1 = 7ULL;
    break;
  case 8ULL: case 10ULL: case 15ULL: 
    shift_reg_in1 = (sc_uint<3> ) (fir_Add_3U_4_4_8_out1.read());
    break;
  case 9ULL: 
    shift_reg_in1 = s_reg_19.read();
    break;
  case 14ULL: 
    shift_reg_in1 = (sc_uint<3> )sreg_1.read();
    break;
  }
}
// resource: mux_8bx3i1c
void fir::drive_shift_reg_DIN(){
  switch( (sc_uint<2>)(gs_ctrl0.read()) ) {
  default:
    shift_reg_DIN = 0ULL;
    break;
  case 1ULL: 
    shift_reg_DIN = shift_reg_out1.read();
    break;
  case 2ULL: 
    shift_reg_DIN = din_data.read();
    break;
  }
}
// resource: mux_1bx2i2c
void fir::drive_shift_reg_CE(){
  if ( stall0.read() ) {
    shift_reg_CE = 0ULL;
  } else {
    switch( (sc_uint<2>)(gs_ctrl1.read()) ) {
    default:
      shift_reg_CE = 0ULL;
      break;
    case 1ULL: 
      shift_reg_CE = 1ULL;
      break;
    case 2ULL: 
      if ( fir_LessThan_1U_10_4_10_out1.read() ) {
        shift_reg_CE = 1ULL;
      } else {
        shift_reg_CE = 0ULL;
      }
      break;
    }
  }
}
// resource: mux_1bx2i2c
void fir::drive_shift_reg_RW(){
  if ( stall0.read() ) {
    shift_reg_RW = 0ULL;
  } else {
    if ( gs_ctrl2.read() ) {
      shift_reg_RW = 1ULL;
    } else {
      shift_reg_RW = 0ULL;
    }
  }
}
// resource: mux_3bx2i1c
void fir::drive_fir_Add_3U_4_4_8_in1(){
  if ( gs_ctrl3.read() ) {
    fir_Add_3U_4_4_8_in1 = (sc_uint<3> ) (s_reg_19.read());
  } else {
    fir_Add_3U_4_4_8_in1 = 0ULL;
  }
}
void fir::drive_fir_Add_3U_4_4_9_in1(){
  fir_Add_3U_4_4_9_in1 = (sc_uint<3> ) (s_reg_19.read());
}
// resource: mux_3bx2i1c
void fir::drive_fir_Add_3Ux1U_4U_4_11_in2(){
  if ( gs_ctrl4.read() ) {
    fir_Add_3Ux1U_4U_4_11_in2 = (sc_uint<3> )sreg_1.read();
  } else {
    fir_Add_3Ux1U_4U_4_11_in2 = 0ULL;
  }
}
void fir::drive_fir_Add_3Ux1U_4U_4_11_in1(){
  fir_Add_3Ux1U_4U_4_11_in1 = 1ULL;
}
// resource: regr_en_4
void fir::drive_sreg_1(){
  switch( (sc_uint<1>)(stall0.read()) ) {
  case 1ULL: 
    break;
  case 0ULL: 
    switch( (sc_uint<4>)(global_state.read()) ) {
    case 12ULL: case 14ULL: 
      sreg_1 = (sc_uint<4> ) (fir_Add_3Ux1U_4U_4_11_out1.read());
      break;
    }
    break;
  }
}
// resource: regr_en_sc_4
void fir::drive_global_state(){
  if ( (rst.read() == 0ULL) ) {
    global_state = 0ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      global_state = global_state_next.read();
      break;
    }
  }
}
// resource: mux_4bx4i3c
void fir::drive_global_state_next(){
  switch( (sc_uint<4>)(global_state.read()) ) {
  default:
    global_state_next = (global_state.read() + 1ULL);
    break;
  case 8ULL: case 15ULL: 
    global_state_next = 9ULL;
    break;
  case 10ULL: 
    if ( fir_LessThan_1U_10_4_10_out1.read() ) {
      global_state_next = 9ULL;
    } else {
      global_state_next = (global_state.read() + 1ULL);
    }
    break;
  case 12ULL: case 14ULL: 
    global_state_next = 13ULL;
    break;
  case 13ULL: 
    if ( sreg_1.read().range(3,3) ) {
      global_state_next = 15ULL;
    } else {
      global_state_next = (global_state.read() + 1ULL);
    }
    break;
  }
}
// resource: mux_2bx3i3c
// resource: regr_en_sc_2
void fir::drive_gs_ctrl0(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl0 = 0ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state_next.read()) ) {
      default:
        gs_ctrl0 = 0ULL;
        break;
      case 9ULL: 
        gs_ctrl0 = 1ULL;
        break;
      case 11ULL: 
        gs_ctrl0 = 2ULL;
        break;
      }
      break;
    }
  }
}
// resource: mux_2bx3i3c
// resource: regr_en_ss_sc_2
void fir::drive_gs_ctrl1(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl1 = 1ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state_next.read()) ) {
      default:
        gs_ctrl1 = 0ULL;
        break;
      case 0ULL: case 1ULL: case 2ULL: case 3ULL: case 4ULL: case 5ULL: case 
      6ULL: case 7ULL: case 8ULL: case 9ULL: case 11ULL: case 12ULL: case 14ULL
      : case 15ULL: 
        gs_ctrl1 = 1ULL;
        break;
      case 10ULL: 
        gs_ctrl1 = 2ULL;
        break;
      }
      break;
    }
  }
}
// resource: mux_1bx2i2c
// resource: regr_en_ss_1
void fir::drive_gs_ctrl2(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl2 = 1ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state_next.read()) ) {
      default:
        gs_ctrl2 = 0ULL;
        break;
      case 0ULL: case 1ULL: case 2ULL: case 3ULL: case 4ULL: case 5ULL: case 
      6ULL: case 7ULL: case 9ULL: case 11ULL: 
        gs_ctrl2 = 1ULL;
        break;
      }
      break;
    }
  }
}
// resource: mux_1bx2i2c
// resource: regr_en_sc_1
void fir::drive_gs_ctrl3(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl3 = 0ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state_next.read()) ) {
      default:
        gs_ctrl3 = 0ULL;
        break;
      case 10ULL: 
        gs_ctrl3 = 1ULL;
        break;
      }
      break;
    }
  }
}
// resource: mux_1bx2i2c
// resource: regr_en_sc_1
void fir::drive_gs_ctrl4(){
  if ( (rst.read() == 0ULL) ) {
    gs_ctrl4 = 0ULL;
  } else {
    switch( (sc_uint<1>)(stall0.read()) ) {
    case 1ULL: 
      break;
    case 0ULL: 
      switch( (sc_uint<4>)(global_state_next.read()) ) {
      default:
        gs_ctrl4 = 0ULL;
        break;
      case 14ULL: 
        gs_ctrl4 = 1ULL;
        break;
      }
      break;
    }
  }
}
void fir::drive_din_busy(){
  din_busy = (sc_uint<1> ) (((/*imp*/sc_uint<1> ) fir_gen_busy_r_1_2_out1.read()
             .range(2,2)));
}
void fir::drive_fir_gen_busy_r_1_2_in1(){
  fir_gen_busy_r_1_2_in1 = (sc_uint<1> ) (din_vld.read());
}
void fir::drive_fir_gen_busy_r_1_2_in2(){
  fir_gen_busy_r_1_2_in2 = (sc_uint<1> ) (din_m_busy_req_0.read());
}
void fir::drive_fir_gen_busy_r_1_2_in3(){
  fir_gen_busy_r_1_2_in3 = (sc_uint<1> ) (din_m_unvalidated_req.read());
}
// resource: regr_ss_1
void fir::drive_din_m_unvalidated_req(){
  if ( (rst.read() == 0ULL) ) {
    din_m_unvalidated_req = 1ULL;
  } else {
    din_m_unvalidated_req = (sc_uint<1> ) (fir_N_Muxb_1_2_11_4_1_out1.read());
  }
}
void fir::drive_dout_vld(){
  dout_vld = (sc_uint<1> ) (fir_Or_1Ux1U_1U_4_5_out1.read());
}
void fir::drive_fir_Or_1Ux1U_1U_4_5_in2(){
  fir_Or_1Ux1U_1U_4_5_in2 = (sc_uint<1> ) (dout_m_unacked_req.read());
}
// resource: regr_sc_1
void fir::drive_dout_m_unacked_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_unacked_req = 0ULL;
  } else {
    dout_m_unacked_req = (sc_uint<1> ) (fir_And_1Ux1U_1U_1_6_out1.read());
  }
}
void fir::drive_fir_And_1Ux1U_1U_1_6_in2(){
  fir_And_1Ux1U_1U_1_6_in2 = (sc_uint<1> ) (dout_busy.read());
}
void fir::drive_fir_And_1Ux1U_1U_1_6_in1(){
  fir_And_1Ux1U_1U_1_6_in1 = (sc_uint<1> ) (dout_vld.read());
}
void fir::drive_fir_Xor_1Ux1U_1U_1_4_in2(){
  fir_Xor_1Ux1U_1U_1_4_in2 = (sc_uint<1> ) (dout_m_req_m_trig_req.read());
}
void fir::drive_fir_Xor_1Ux1U_1U_1_4_in1(){
  fir_Xor_1Ux1U_1U_1_4_in1 = (sc_uint<1> ) (dout_m_req_m_prev_trig_req.read());
}
// resource: regr_sc_1
void fir::drive_dout_m_req_m_prev_trig_req(){
  if ( (rst.read() == 0ULL) ) {
    dout_m_req_m_prev_trig_req = 0ULL;
  } else {
    dout_m_req_m_prev_trig_req = dout_m_req_m_trig_req.read();
  }
}
