Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov  6 09:51:40 2021
| Host         : zqp-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -max_paths 10 -file ./report/vip_maskMerge_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_2_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.439ns (12.533%)  route 3.064ns (87.467%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/ap_clk
    SLICE_X8Y174         FDRE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y174         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/imagSrc_data_stream_1_U/internal_empty_n_reg/Q
                         net (fo=2, routed)           0.589     1.385    bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/imagSrc_data_stream_1_empty_n
    SLICE_X7Y174         LUT6 (Prop_lut6_I2_O)        0.043     1.428 r  bd_0_i/hls_inst/inst/imag_1_data_stream_2_U/tmp_10_fu_142[7]_i_2/O
                         net (fo=2, routed)           0.388     1.816    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_3
    SLICE_X6Y167         LUT6 (Prop_lut6_I4_O)        0.043     1.859 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/mask2_EN_A_INST_0_i_2/O
                         net (fo=7, routed)           0.519     2.378    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/dout_valid_reg_1
    SLICE_X16Y168        LUT2 (Prop_lut2_I1_O)        0.043     2.421 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_2_fifo_U/SRL_SIG[0][7]_i_1__0/O
                         net (fo=70, routed)          1.106     3.527    bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/shiftReg_ce
    SLICE_X12Y178        LUT2 (Prop_lut2_I1_O)        0.051     3.578 r  bd_0_i/hls_inst/inst/AXIvideo2Mat_U0/mOutPtr[1]_i_1/O
                         net (fo=6, routed)           0.462     4.040    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/E[0]
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/ap_clk
    SLICE_X8Y175         FDSE                                         r  bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X8Y175         FDSE (Setup_fdse_C_CE)      -0.273    10.202    bd_0_i/hls_inst/inst/imagSrc_data_stream_s_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.202    
                         arrival time                          -4.040    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.388ns (11.051%)  route 3.123ns (88.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X8Y162         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/Q
                         net (fo=2, routed)           0.678     1.474    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_1_full_n
    SLICE_X8Y170         LUT5 (Prop_lut5_I3_O)        0.043     1.517 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16/O
                         net (fo=4, routed)           0.549     2.067    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16_n_0
    SLICE_X11Y172        LUT6 (Prop_lut6_I0_O)        0.043     2.110 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_12/O
                         net (fo=75, routed)          1.448     3.557    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_2_write
    SLICE_X6Y164         LUT2 (Prop_lut2_I0_O)        0.043     3.600 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/usedw[10]_i_1__0/O
                         net (fo=11, routed)          0.447     4.048    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/E[0]
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[1]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.201    10.274    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[1]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.388ns (11.051%)  route 3.123ns (88.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X8Y162         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/Q
                         net (fo=2, routed)           0.678     1.474    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_1_full_n
    SLICE_X8Y170         LUT5 (Prop_lut5_I3_O)        0.043     1.517 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16/O
                         net (fo=4, routed)           0.549     2.067    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16_n_0
    SLICE_X11Y172        LUT6 (Prop_lut6_I0_O)        0.043     2.110 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_12/O
                         net (fo=75, routed)          1.448     3.557    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_2_write
    SLICE_X6Y164         LUT2 (Prop_lut2_I0_O)        0.043     3.600 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/usedw[10]_i_1__0/O
                         net (fo=11, routed)          0.447     4.048    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/E[0]
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[2]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.201    10.274    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[2]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.388ns (11.051%)  route 3.123ns (88.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X8Y162         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/Q
                         net (fo=2, routed)           0.678     1.474    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_1_full_n
    SLICE_X8Y170         LUT5 (Prop_lut5_I3_O)        0.043     1.517 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16/O
                         net (fo=4, routed)           0.549     2.067    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16_n_0
    SLICE_X11Y172        LUT6 (Prop_lut6_I0_O)        0.043     2.110 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_12/O
                         net (fo=75, routed)          1.448     3.557    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_2_write
    SLICE_X6Y164         LUT2 (Prop_lut2_I0_O)        0.043     3.600 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/usedw[10]_i_1__0/O
                         net (fo=11, routed)          0.447     4.048    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/E[0]
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[3]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.201    10.274    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[3]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.388ns (11.051%)  route 3.123ns (88.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.537     0.537    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X8Y162         FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y162         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/full_n_reg/Q
                         net (fo=2, routed)           0.678     1.474    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_1_full_n
    SLICE_X8Y170         LUT5 (Prop_lut5_I3_O)        0.043     1.517 f  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16/O
                         net (fo=4, routed)           0.549     2.067    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_16_n_0
    SLICE_X11Y172        LUT6 (Prop_lut6_I0_O)        0.043     2.110 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/mem_reg_i_12/O
                         net (fo=75, routed)          1.448     3.557    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/imag0_0_data_stream_2_write
    SLICE_X6Y164         LUT2 (Prop_lut2_I0_O)        0.043     3.600 r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/grp_AXIvideo2Mat2_fu_273/usedw[10]_i_1__0/O
                         net (fo=11, routed)          0.447     4.048    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/E[0]
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1052, unset)         0.510    10.510    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/ap_clk
    SLICE_X11Y162        FDRE                                         r  bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[4]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.201    10.274    bd_0_i/hls_inst/inst/Loop_loop_height_pro_U0/imag0_0_data_stream_1_fifo_U/usedw_reg[4]
  -------------------------------------------------------------------
                         required time                         10.274    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  6.226    




