<stg><name>matrix_mult</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([400 x i32]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %a_buff = alloca [400 x i32], align 4

]]></Node>
<StgValue><ssdm name="a_buff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:5  %b_buff = alloca [400 x i32], align 4

]]></Node>
<StgValue><ssdm name="b_buff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:6  %c_buff = alloca [400 x i32], align 4

]]></Node>
<StgValue><ssdm name="c_buff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln16 = icmp eq i5 %i_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln16, label %.preheader6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7.preheader:0  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader7.preheader:1  %shl_ln18_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
.preheader7.preheader:2  %zext_ln18 = zext i9 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="7">
<![CDATA[
.preheader7.preheader:3  %zext_ln18_2 = zext i7 %shl_ln18_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:4  %add_ln18_2 = add i10 %zext_ln18_2, %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:5  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7:0  %j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="5">
<![CDATA[
.preheader7:1  %zext_ln17 = zext i5 %j_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:2  %icmp_ln17 = icmp eq i5 %j_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln17, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln18_1 = add i7 %zext_ln17, %shl_ln18_1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln18_3 = zext i7 %add_ln18_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln18 = add i9 %shl_ln, %zext_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln18_1 = zext i9 %add_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_addr = getelementptr [400 x i32]* %a, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:5  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="5">
<![CDATA[
:6  %zext_ln18_4 = zext i5 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln18_3 = add i10 %add_ln18_2, %zext_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:5  %a_load = load i32* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="10">
<![CDATA[
:8  %zext_ln18_5 = zext i10 %add_ln18_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_buff_addr = getelementptr [400 x i32]* %a_buff, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="a_buff_addr"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:10  store i32 %a_load, i32* %a_buff_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %i1_0 = phi i5 [ %i_1, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:1  %icmp_ln22 = icmp eq i5 %i1_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:3  %i_1 = add i5 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln22, label %.preheader4.preheader, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5.preheader:0  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i1_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader5.preheader:1  %shl_ln24_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i1_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln24_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="9">
<![CDATA[
.preheader5.preheader:2  %zext_ln24 = zext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="7">
<![CDATA[
.preheader5.preheader:3  %zext_ln24_2 = zext i7 %shl_ln24_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5.preheader:4  %add_ln24_2 = add i10 %zext_ln24_2, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln24_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:5  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %j2_0 = phi i5 [ %j_1, %2 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="5">
<![CDATA[
.preheader5:1  %zext_ln23 = zext i5 %j2_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:2  %icmp_ln23 = icmp eq i5 %j2_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:4  %j_1 = add i5 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln23, label %.preheader6.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %add_ln24_1 = add i7 %zext_ln23, %shl_ln24_1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln24_3 = zext i7 %add_ln24_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln24_3"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln24 = add i9 %shl_ln1, %zext_ln24_3

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln24_1 = zext i9 %add_ln24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_1"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_addr = getelementptr [400 x i32]* %b, i64 0, i64 %zext_ln24_1

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="9">
<![CDATA[
:5  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="5">
<![CDATA[
:6  %zext_ln24_4 = zext i5 %j2_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24_4"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln24_3 = add i10 %add_ln24_2, %zext_ln24_4

]]></Node>
<StgValue><ssdm name="add_ln24_3"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="9">
<![CDATA[
:5  %b_load = load i32* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="10">
<![CDATA[
:8  %zext_ln24_5 = zext i10 %add_ln24_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %b_buff_addr = getelementptr [400 x i32]* %b_buff, i64 0, i64 %zext_ln24_5

]]></Node>
<StgValue><ssdm name="b_buff_addr"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:10  store i32 %b_load, i32* %b_buff_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %m_0 = phi i5 [ %m, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln29 = icmp eq i5 %m_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %m = add i5 %m_0, 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln29, label %.preheader1.preheader, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader3.preheader:0  %tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %m_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="9">
<![CDATA[
.preheader3.preheader:1  %zext_ln33 = zext i9 %tmp_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader3.preheader:2  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %m_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="7">
<![CDATA[
.preheader3.preheader:3  %zext_ln33_1 = zext i7 %tmp_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln33_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader3.preheader:4  %add_ln33 = add i10 %zext_ln33_1, %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:5  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader3:0  %o_0 = phi i5 [ %o, %4 ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="o_0"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %icmp_ln30 = icmp eq i5 %o_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %o = add i5 %o_0, 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln30, label %.preheader4.loopexit, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="5">
<![CDATA[
.preheader2.preheader:0  %zext_ln35 = zext i5 %o_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader2.preheader:1  %add_ln35 = add i10 %add_ln33, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10">
<![CDATA[
.preheader2.preheader:2  %zext_ln35_1 = zext i10 %add_ln35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln35_1"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader:3  %c_buff_addr_1 = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln35_1

]]></Node>
<StgValue><ssdm name="c_buff_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:4  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2:0  %accum_0 = phi i32 [ %accum, %3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="accum_0"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:1  %n_0 = phi i5 [ %n, %3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:2  %icmp_ln32 = icmp eq i5 %n_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:4  %n = add i5 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln32, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="5">
<![CDATA[
:0  %zext_ln33_2 = zext i5 %n_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln33_2"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln33_1 = add i10 %add_ln33, %zext_ln33_2

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln33_3 = zext i10 %add_ln33_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33_3"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %a_buff_addr_1 = getelementptr [400 x i32]* %a_buff, i64 0, i64 %zext_ln33_3

]]></Node>
<StgValue><ssdm name="a_buff_addr_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:4  %tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %n_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln33_4 = zext i9 %tmp_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln33_4"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:6  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %n_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="7">
<![CDATA[
:7  %zext_ln33_5 = zext i7 %tmp_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln33_5"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %add_ln33_2 = add i10 %zext_ln33_5, %zext_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %add_ln33_3 = add i10 %add_ln33_2, %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
:10  %zext_ln33_6 = zext i10 %add_ln33_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln33_6"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %b_buff_addr_1 = getelementptr [400 x i32]* %b_buff, i64 0, i64 %zext_ln33_6

]]></Node>
<StgValue><ssdm name="b_buff_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
:12  %a_buff_load = load i32* %a_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_buff_load"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
:13  %b_buff_load = load i32* %b_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0  store i32 %accum_0, i32* %c_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="9">
<![CDATA[
:12  %a_buff_load = load i32* %a_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_buff_load"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="9">
<![CDATA[
:13  %b_buff_load = load i32* %b_buff_addr_1, align 4

]]></Node>
<StgValue><ssdm name="b_buff_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %mul_ln33 = mul nsw i32 %b_buff_load, %a_buff_load

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %accum = add nsw i32 %accum_0, %mul_ln33

]]></Node>
<StgValue><ssdm name="accum"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader1:0  %i3_0 = phi i5 [ %i_2, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:1  %icmp_ln40 = icmp eq i5 %i3_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3  %i_2 = add i5 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln40, label %6, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i3_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:1  %zext_ln42 = zext i9 %tmp_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i3_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln42_1 = zext i7 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %add_ln42_2 = add i10 %zext_ln42_1, %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %j4_0 = phi i5 [ %j_2, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j4_0"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="5">
<![CDATA[
.preheader:1  %zext_ln41 = zext i5 %j4_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %icmp_ln41 = icmp eq i5 %j4_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %j_2 = add i5 %j4_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln41, label %.preheader1.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="5">
<![CDATA[
:0  %zext_ln42_4 = zext i5 %j4_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln42_3 = add i10 %add_ln42_2, %zext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln42_5 = zext i10 %add_ln42_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_buff_addr = getelementptr [400 x i32]* %c_buff, i64 0, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="c_buff_addr"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:4  %c_buff_load = load i32* %c_buff_addr, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %add_ln42_1 = add i7 %zext_ln41, %tmp_7

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="7">
<![CDATA[
:6  %zext_ln42_3 = zext i7 %add_ln42_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %add_ln42 = add i9 %tmp_6, %zext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="166" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="9">
<![CDATA[
:4  %c_buff_load = load i32* %c_buff_addr, align 4

]]></Node>
<StgValue><ssdm name="c_buff_load"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="9">
<![CDATA[
:8  %zext_ln42_2 = zext i9 %add_ln42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %c_addr = getelementptr [400 x i32]* %c, i64 0, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:10  store i32 %c_buff_load, i32* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="199" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="201" name="c" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="203" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="202" toId="17">
</dataflow>
<dataflow id="204" from="a" to="specbitsmap_ln0" fromId="199" toId="17">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="202" toId="18">
</dataflow>
<dataflow id="206" from="b" to="specbitsmap_ln0" fromId="200" toId="18">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="202" toId="19">
</dataflow>
<dataflow id="208" from="c" to="specbitsmap_ln0" fromId="201" toId="19">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="209" toId="20">
</dataflow>
<dataflow id="212" from="matrix_mult_str" to="spectopmodule_ln0" fromId="211" toId="20">
</dataflow>
<dataflow id="214" from="StgValue_213" to="a_buff" fromId="213" toId="21">
</dataflow>
<dataflow id="215" from="StgValue_213" to="b_buff" fromId="213" toId="22">
</dataflow>
<dataflow id="216" from="StgValue_213" to="c_buff" fromId="213" toId="23">
</dataflow>
<dataflow id="218" from="StgValue_217" to="i_0" fromId="217" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="219" from="br_ln16" to="i_0" fromId="24" toId="25">
</dataflow>
<dataflow id="220" from="i" to="i_0" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="221" from="br_ln0" to="i_0" fromId="51" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="222" from="i_0" to="icmp_ln16" fromId="25" toId="26">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln16" fromId="223" toId="26">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="225" toId="27">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty" fromId="227" toId="27">
</dataflow>
<dataflow id="229" from="StgValue_227" to="empty" fromId="227" toId="27">
</dataflow>
<dataflow id="230" from="StgValue_227" to="empty" fromId="227" toId="27">
</dataflow>
<dataflow id="231" from="i_0" to="i" fromId="25" toId="28">
</dataflow>
<dataflow id="233" from="StgValue_232" to="i" fromId="232" toId="28">
</dataflow>
<dataflow id="234" from="icmp_ln16" to="br_ln16" fromId="26" toId="29">
</dataflow>
<dataflow id="236" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="shl_ln" fromId="235" toId="30">
</dataflow>
<dataflow id="237" from="i_0" to="shl_ln" fromId="25" toId="30">
</dataflow>
<dataflow id="239" from="StgValue_238" to="shl_ln" fromId="238" toId="30">
</dataflow>
<dataflow id="241" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln18_1" fromId="240" toId="31">
</dataflow>
<dataflow id="242" from="i_0" to="shl_ln18_1" fromId="25" toId="31">
</dataflow>
<dataflow id="244" from="StgValue_243" to="shl_ln18_1" fromId="243" toId="31">
</dataflow>
<dataflow id="245" from="shl_ln" to="zext_ln18" fromId="30" toId="32">
</dataflow>
<dataflow id="246" from="shl_ln18_1" to="zext_ln18_2" fromId="31" toId="33">
</dataflow>
<dataflow id="247" from="zext_ln18_2" to="add_ln18_2" fromId="33" toId="34">
</dataflow>
<dataflow id="248" from="zext_ln18" to="add_ln18_2" fromId="32" toId="34">
</dataflow>
<dataflow id="249" from="j" to="j_0" fromId="41" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="br_ln17" to="j_0" fromId="56" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="251" from="StgValue_217" to="j_0" fromId="217" toId="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln17" to="j_0" fromId="35" toId="37">
</dataflow>
<dataflow id="253" from="j_0" to="zext_ln17" fromId="37" toId="38">
</dataflow>
<dataflow id="254" from="j_0" to="icmp_ln17" fromId="37" toId="39">
</dataflow>
<dataflow id="255" from="StgValue_223" to="icmp_ln17" fromId="223" toId="39">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="225" toId="40">
</dataflow>
<dataflow id="257" from="StgValue_227" to="empty_3" fromId="227" toId="40">
</dataflow>
<dataflow id="258" from="StgValue_227" to="empty_3" fromId="227" toId="40">
</dataflow>
<dataflow id="259" from="StgValue_227" to="empty_3" fromId="227" toId="40">
</dataflow>
<dataflow id="260" from="j_0" to="j" fromId="37" toId="41">
</dataflow>
<dataflow id="261" from="StgValue_232" to="j" fromId="232" toId="41">
</dataflow>
<dataflow id="262" from="icmp_ln17" to="br_ln17" fromId="39" toId="42">
</dataflow>
<dataflow id="263" from="zext_ln17" to="add_ln18_1" fromId="38" toId="43">
</dataflow>
<dataflow id="264" from="shl_ln18_1" to="add_ln18_1" fromId="31" toId="43">
</dataflow>
<dataflow id="265" from="add_ln18_1" to="zext_ln18_3" fromId="43" toId="44">
</dataflow>
<dataflow id="266" from="shl_ln" to="add_ln18" fromId="30" toId="45">
</dataflow>
<dataflow id="267" from="zext_ln18_3" to="add_ln18" fromId="44" toId="45">
</dataflow>
<dataflow id="268" from="add_ln18" to="zext_ln18_1" fromId="45" toId="46">
</dataflow>
<dataflow id="269" from="a" to="a_addr" fromId="199" toId="47">
</dataflow>
<dataflow id="271" from="StgValue_270" to="a_addr" fromId="270" toId="47">
</dataflow>
<dataflow id="272" from="zext_ln18_1" to="a_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="273" from="a_addr" to="a_load" fromId="47" toId="48">
</dataflow>
<dataflow id="274" from="j_0" to="zext_ln18_4" fromId="37" toId="49">
</dataflow>
<dataflow id="275" from="add_ln18_2" to="add_ln18_3" fromId="34" toId="50">
</dataflow>
<dataflow id="276" from="zext_ln18_4" to="add_ln18_3" fromId="49" toId="50">
</dataflow>
<dataflow id="277" from="a_addr" to="a_load" fromId="47" toId="52">
</dataflow>
<dataflow id="278" from="add_ln18_3" to="zext_ln18_5" fromId="50" toId="53">
</dataflow>
<dataflow id="279" from="a_buff" to="a_buff_addr" fromId="21" toId="54">
</dataflow>
<dataflow id="280" from="StgValue_270" to="a_buff_addr" fromId="270" toId="54">
</dataflow>
<dataflow id="281" from="zext_ln18_5" to="a_buff_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="282" from="a_load" to="store_ln18" fromId="52" toId="55">
</dataflow>
<dataflow id="283" from="a_buff_addr" to="store_ln18" fromId="54" toId="55">
</dataflow>
<dataflow id="284" from="i_1" to="i1_0" fromId="60" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="br_ln0" to="i1_0" fromId="83" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="286" from="StgValue_217" to="i1_0" fromId="217" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="br_ln22" to="i1_0" fromId="36" toId="57">
</dataflow>
<dataflow id="288" from="i1_0" to="icmp_ln22" fromId="57" toId="58">
</dataflow>
<dataflow id="289" from="StgValue_223" to="icmp_ln22" fromId="223" toId="58">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="225" toId="59">
</dataflow>
<dataflow id="291" from="StgValue_227" to="empty_4" fromId="227" toId="59">
</dataflow>
<dataflow id="292" from="StgValue_227" to="empty_4" fromId="227" toId="59">
</dataflow>
<dataflow id="293" from="StgValue_227" to="empty_4" fromId="227" toId="59">
</dataflow>
<dataflow id="294" from="i1_0" to="i_1" fromId="57" toId="60">
</dataflow>
<dataflow id="295" from="StgValue_232" to="i_1" fromId="232" toId="60">
</dataflow>
<dataflow id="296" from="icmp_ln22" to="br_ln22" fromId="58" toId="61">
</dataflow>
<dataflow id="297" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="shl_ln1" fromId="235" toId="62">
</dataflow>
<dataflow id="298" from="i1_0" to="shl_ln1" fromId="57" toId="62">
</dataflow>
<dataflow id="299" from="StgValue_238" to="shl_ln1" fromId="238" toId="62">
</dataflow>
<dataflow id="300" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="shl_ln24_1" fromId="240" toId="63">
</dataflow>
<dataflow id="301" from="i1_0" to="shl_ln24_1" fromId="57" toId="63">
</dataflow>
<dataflow id="302" from="StgValue_243" to="shl_ln24_1" fromId="243" toId="63">
</dataflow>
<dataflow id="303" from="shl_ln1" to="zext_ln24" fromId="62" toId="64">
</dataflow>
<dataflow id="304" from="shl_ln24_1" to="zext_ln24_2" fromId="63" toId="65">
</dataflow>
<dataflow id="305" from="zext_ln24_2" to="add_ln24_2" fromId="65" toId="66">
</dataflow>
<dataflow id="306" from="zext_ln24" to="add_ln24_2" fromId="64" toId="66">
</dataflow>
<dataflow id="307" from="j_1" to="j2_0" fromId="73" toId="69">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="308" from="br_ln23" to="j2_0" fromId="88" toId="69">
<BackEdge/>
</dataflow>
<dataflow id="309" from="StgValue_217" to="j2_0" fromId="217" toId="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln23" to="j2_0" fromId="67" toId="69">
</dataflow>
<dataflow id="311" from="j2_0" to="zext_ln23" fromId="69" toId="70">
</dataflow>
<dataflow id="312" from="j2_0" to="icmp_ln23" fromId="69" toId="71">
</dataflow>
<dataflow id="313" from="StgValue_223" to="icmp_ln23" fromId="223" toId="71">
</dataflow>
<dataflow id="314" from="_ssdm_op_SpecLoopTripCount" to="empty_5" fromId="225" toId="72">
</dataflow>
<dataflow id="315" from="StgValue_227" to="empty_5" fromId="227" toId="72">
</dataflow>
<dataflow id="316" from="StgValue_227" to="empty_5" fromId="227" toId="72">
</dataflow>
<dataflow id="317" from="StgValue_227" to="empty_5" fromId="227" toId="72">
</dataflow>
<dataflow id="318" from="j2_0" to="j_1" fromId="69" toId="73">
</dataflow>
<dataflow id="319" from="StgValue_232" to="j_1" fromId="232" toId="73">
</dataflow>
<dataflow id="320" from="icmp_ln23" to="br_ln23" fromId="71" toId="74">
</dataflow>
<dataflow id="321" from="zext_ln23" to="add_ln24_1" fromId="70" toId="75">
</dataflow>
<dataflow id="322" from="shl_ln24_1" to="add_ln24_1" fromId="63" toId="75">
</dataflow>
<dataflow id="323" from="add_ln24_1" to="zext_ln24_3" fromId="75" toId="76">
</dataflow>
<dataflow id="324" from="shl_ln1" to="add_ln24" fromId="62" toId="77">
</dataflow>
<dataflow id="325" from="zext_ln24_3" to="add_ln24" fromId="76" toId="77">
</dataflow>
<dataflow id="326" from="add_ln24" to="zext_ln24_1" fromId="77" toId="78">
</dataflow>
<dataflow id="327" from="b" to="b_addr" fromId="200" toId="79">
</dataflow>
<dataflow id="328" from="StgValue_270" to="b_addr" fromId="270" toId="79">
</dataflow>
<dataflow id="329" from="zext_ln24_1" to="b_addr" fromId="78" toId="79">
</dataflow>
<dataflow id="330" from="b_addr" to="b_load" fromId="79" toId="80">
</dataflow>
<dataflow id="331" from="j2_0" to="zext_ln24_4" fromId="69" toId="81">
</dataflow>
<dataflow id="332" from="add_ln24_2" to="add_ln24_3" fromId="66" toId="82">
</dataflow>
<dataflow id="333" from="zext_ln24_4" to="add_ln24_3" fromId="81" toId="82">
</dataflow>
<dataflow id="334" from="b_addr" to="b_load" fromId="79" toId="84">
</dataflow>
<dataflow id="335" from="add_ln24_3" to="zext_ln24_5" fromId="82" toId="85">
</dataflow>
<dataflow id="336" from="b_buff" to="b_buff_addr" fromId="22" toId="86">
</dataflow>
<dataflow id="337" from="StgValue_270" to="b_buff_addr" fromId="270" toId="86">
</dataflow>
<dataflow id="338" from="zext_ln24_5" to="b_buff_addr" fromId="85" toId="86">
</dataflow>
<dataflow id="339" from="b_load" to="store_ln24" fromId="84" toId="87">
</dataflow>
<dataflow id="340" from="b_buff_addr" to="store_ln24" fromId="86" toId="87">
</dataflow>
<dataflow id="341" from="m" to="m_0" fromId="92" toId="89">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="342" from="br_ln0" to="m_0" fromId="111" toId="89">
<BackEdge/>
</dataflow>
<dataflow id="343" from="StgValue_217" to="m_0" fromId="217" toId="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="344" from="br_ln29" to="m_0" fromId="68" toId="89">
</dataflow>
<dataflow id="345" from="m_0" to="icmp_ln29" fromId="89" toId="90">
</dataflow>
<dataflow id="346" from="StgValue_223" to="icmp_ln29" fromId="223" toId="90">
</dataflow>
<dataflow id="347" from="_ssdm_op_SpecLoopTripCount" to="empty_6" fromId="225" toId="91">
</dataflow>
<dataflow id="348" from="StgValue_227" to="empty_6" fromId="227" toId="91">
</dataflow>
<dataflow id="349" from="StgValue_227" to="empty_6" fromId="227" toId="91">
</dataflow>
<dataflow id="350" from="StgValue_227" to="empty_6" fromId="227" toId="91">
</dataflow>
<dataflow id="351" from="m_0" to="m" fromId="89" toId="92">
</dataflow>
<dataflow id="352" from="StgValue_232" to="m" fromId="232" toId="92">
</dataflow>
<dataflow id="353" from="icmp_ln29" to="br_ln29" fromId="90" toId="93">
</dataflow>
<dataflow id="354" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_4" fromId="235" toId="94">
</dataflow>
<dataflow id="355" from="m_0" to="tmp_4" fromId="89" toId="94">
</dataflow>
<dataflow id="356" from="StgValue_238" to="tmp_4" fromId="238" toId="94">
</dataflow>
<dataflow id="357" from="tmp_4" to="zext_ln33" fromId="94" toId="95">
</dataflow>
<dataflow id="358" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_5" fromId="240" toId="96">
</dataflow>
<dataflow id="359" from="m_0" to="tmp_5" fromId="89" toId="96">
</dataflow>
<dataflow id="360" from="StgValue_243" to="tmp_5" fromId="243" toId="96">
</dataflow>
<dataflow id="361" from="tmp_5" to="zext_ln33_1" fromId="96" toId="97">
</dataflow>
<dataflow id="362" from="zext_ln33_1" to="add_ln33" fromId="97" toId="98">
</dataflow>
<dataflow id="363" from="zext_ln33" to="add_ln33" fromId="95" toId="98">
</dataflow>
<dataflow id="364" from="o" to="o_0" fromId="104" toId="101">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="365" from="br_ln30" to="o_0" fromId="133" toId="101">
<BackEdge/>
</dataflow>
<dataflow id="366" from="StgValue_217" to="o_0" fromId="217" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="367" from="br_ln30" to="o_0" fromId="99" toId="101">
</dataflow>
<dataflow id="368" from="o_0" to="icmp_ln30" fromId="101" toId="102">
</dataflow>
<dataflow id="369" from="StgValue_223" to="icmp_ln30" fromId="223" toId="102">
</dataflow>
<dataflow id="370" from="_ssdm_op_SpecLoopTripCount" to="empty_7" fromId="225" toId="103">
</dataflow>
<dataflow id="371" from="StgValue_227" to="empty_7" fromId="227" toId="103">
</dataflow>
<dataflow id="372" from="StgValue_227" to="empty_7" fromId="227" toId="103">
</dataflow>
<dataflow id="373" from="StgValue_227" to="empty_7" fromId="227" toId="103">
</dataflow>
<dataflow id="374" from="o_0" to="o" fromId="101" toId="104">
</dataflow>
<dataflow id="375" from="StgValue_232" to="o" fromId="232" toId="104">
</dataflow>
<dataflow id="376" from="icmp_ln30" to="br_ln30" fromId="102" toId="105">
</dataflow>
<dataflow id="377" from="o_0" to="zext_ln35" fromId="101" toId="106">
</dataflow>
<dataflow id="378" from="add_ln33" to="add_ln35" fromId="98" toId="107">
</dataflow>
<dataflow id="379" from="zext_ln35" to="add_ln35" fromId="106" toId="107">
</dataflow>
<dataflow id="380" from="add_ln35" to="zext_ln35_1" fromId="107" toId="108">
</dataflow>
<dataflow id="381" from="c_buff" to="c_buff_addr_1" fromId="23" toId="109">
</dataflow>
<dataflow id="382" from="StgValue_270" to="c_buff_addr_1" fromId="270" toId="109">
</dataflow>
<dataflow id="383" from="zext_ln35_1" to="c_buff_addr_1" fromId="108" toId="109">
</dataflow>
<dataflow id="384" from="accum" to="accum_0" fromId="137" toId="112">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="br_ln32" to="accum_0" fromId="138" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="387" from="StgValue_386" to="accum_0" fromId="386" toId="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="388" from="br_ln32" to="accum_0" fromId="110" toId="112">
</dataflow>
<dataflow id="389" from="n" to="n_0" fromId="116" toId="113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="390" from="br_ln32" to="n_0" fromId="138" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="391" from="StgValue_217" to="n_0" fromId="217" toId="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="392" from="br_ln32" to="n_0" fromId="110" toId="113">
</dataflow>
<dataflow id="393" from="n_0" to="icmp_ln32" fromId="113" toId="114">
</dataflow>
<dataflow id="394" from="StgValue_223" to="icmp_ln32" fromId="223" toId="114">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecLoopTripCount" to="empty_8" fromId="225" toId="115">
</dataflow>
<dataflow id="396" from="StgValue_227" to="empty_8" fromId="227" toId="115">
</dataflow>
<dataflow id="397" from="StgValue_227" to="empty_8" fromId="227" toId="115">
</dataflow>
<dataflow id="398" from="StgValue_227" to="empty_8" fromId="227" toId="115">
</dataflow>
<dataflow id="399" from="n_0" to="n" fromId="113" toId="116">
</dataflow>
<dataflow id="400" from="StgValue_232" to="n" fromId="232" toId="116">
</dataflow>
<dataflow id="401" from="icmp_ln32" to="br_ln32" fromId="114" toId="117">
</dataflow>
<dataflow id="402" from="n_0" to="zext_ln33_2" fromId="113" toId="118">
</dataflow>
<dataflow id="403" from="add_ln33" to="add_ln33_1" fromId="98" toId="119">
</dataflow>
<dataflow id="404" from="zext_ln33_2" to="add_ln33_1" fromId="118" toId="119">
</dataflow>
<dataflow id="405" from="add_ln33_1" to="zext_ln33_3" fromId="119" toId="120">
</dataflow>
<dataflow id="406" from="a_buff" to="a_buff_addr_1" fromId="21" toId="121">
</dataflow>
<dataflow id="407" from="StgValue_270" to="a_buff_addr_1" fromId="270" toId="121">
</dataflow>
<dataflow id="408" from="zext_ln33_3" to="a_buff_addr_1" fromId="120" toId="121">
</dataflow>
<dataflow id="409" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_8" fromId="235" toId="122">
</dataflow>
<dataflow id="410" from="n_0" to="tmp_8" fromId="113" toId="122">
</dataflow>
<dataflow id="411" from="StgValue_238" to="tmp_8" fromId="238" toId="122">
</dataflow>
<dataflow id="412" from="tmp_8" to="zext_ln33_4" fromId="122" toId="123">
</dataflow>
<dataflow id="413" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_9" fromId="240" toId="124">
</dataflow>
<dataflow id="414" from="n_0" to="tmp_9" fromId="113" toId="124">
</dataflow>
<dataflow id="415" from="StgValue_243" to="tmp_9" fromId="243" toId="124">
</dataflow>
<dataflow id="416" from="tmp_9" to="zext_ln33_5" fromId="124" toId="125">
</dataflow>
<dataflow id="417" from="zext_ln33_5" to="add_ln33_2" fromId="125" toId="126">
</dataflow>
<dataflow id="418" from="zext_ln33_4" to="add_ln33_2" fromId="123" toId="126">
</dataflow>
<dataflow id="419" from="add_ln33_2" to="add_ln33_3" fromId="126" toId="127">
</dataflow>
<dataflow id="420" from="zext_ln35" to="add_ln33_3" fromId="106" toId="127">
</dataflow>
<dataflow id="421" from="add_ln33_3" to="zext_ln33_6" fromId="127" toId="128">
</dataflow>
<dataflow id="422" from="b_buff" to="b_buff_addr_1" fromId="22" toId="129">
</dataflow>
<dataflow id="423" from="StgValue_270" to="b_buff_addr_1" fromId="270" toId="129">
</dataflow>
<dataflow id="424" from="zext_ln33_6" to="b_buff_addr_1" fromId="128" toId="129">
</dataflow>
<dataflow id="425" from="a_buff_addr_1" to="a_buff_load" fromId="121" toId="130">
</dataflow>
<dataflow id="426" from="b_buff_addr_1" to="b_buff_load" fromId="129" toId="131">
</dataflow>
<dataflow id="427" from="accum_0" to="store_ln35" fromId="112" toId="132">
</dataflow>
<dataflow id="428" from="c_buff_addr_1" to="store_ln35" fromId="109" toId="132">
</dataflow>
<dataflow id="429" from="a_buff_addr_1" to="a_buff_load" fromId="121" toId="134">
</dataflow>
<dataflow id="430" from="b_buff_addr_1" to="b_buff_load" fromId="129" toId="135">
</dataflow>
<dataflow id="431" from="b_buff_load" to="mul_ln33" fromId="135" toId="136">
</dataflow>
<dataflow id="432" from="a_buff_load" to="mul_ln33" fromId="134" toId="136">
</dataflow>
<dataflow id="433" from="accum_0" to="accum" fromId="112" toId="137">
</dataflow>
<dataflow id="434" from="mul_ln33" to="accum" fromId="136" toId="137">
</dataflow>
<dataflow id="435" from="i_2" to="i3_0" fromId="142" toId="139">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="436" from="br_ln0" to="i3_0" fromId="165" toId="139">
<BackEdge/>
</dataflow>
<dataflow id="437" from="StgValue_217" to="i3_0" fromId="217" toId="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="438" from="br_ln40" to="i3_0" fromId="100" toId="139">
</dataflow>
<dataflow id="439" from="i3_0" to="icmp_ln40" fromId="139" toId="140">
</dataflow>
<dataflow id="440" from="StgValue_223" to="icmp_ln40" fromId="223" toId="140">
</dataflow>
<dataflow id="441" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="225" toId="141">
</dataflow>
<dataflow id="442" from="StgValue_227" to="empty_9" fromId="227" toId="141">
</dataflow>
<dataflow id="443" from="StgValue_227" to="empty_9" fromId="227" toId="141">
</dataflow>
<dataflow id="444" from="StgValue_227" to="empty_9" fromId="227" toId="141">
</dataflow>
<dataflow id="445" from="i3_0" to="i_2" fromId="139" toId="142">
</dataflow>
<dataflow id="446" from="StgValue_232" to="i_2" fromId="232" toId="142">
</dataflow>
<dataflow id="447" from="icmp_ln40" to="br_ln40" fromId="140" toId="143">
</dataflow>
<dataflow id="448" from="_ssdm_op_BitConcatenate.i9.i5.i4" to="tmp_6" fromId="235" toId="144">
</dataflow>
<dataflow id="449" from="i3_0" to="tmp_6" fromId="139" toId="144">
</dataflow>
<dataflow id="450" from="StgValue_238" to="tmp_6" fromId="238" toId="144">
</dataflow>
<dataflow id="451" from="tmp_6" to="zext_ln42" fromId="144" toId="145">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_7" fromId="240" toId="146">
</dataflow>
<dataflow id="453" from="i3_0" to="tmp_7" fromId="139" toId="146">
</dataflow>
<dataflow id="454" from="StgValue_243" to="tmp_7" fromId="243" toId="146">
</dataflow>
<dataflow id="455" from="tmp_7" to="zext_ln42_1" fromId="146" toId="147">
</dataflow>
<dataflow id="456" from="zext_ln42_1" to="add_ln42_2" fromId="147" toId="148">
</dataflow>
<dataflow id="457" from="zext_ln42" to="add_ln42_2" fromId="145" toId="148">
</dataflow>
<dataflow id="458" from="j_2" to="j4_0" fromId="155" toId="151">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="459" from="br_ln41" to="j4_0" fromId="170" toId="151">
<BackEdge/>
</dataflow>
<dataflow id="460" from="StgValue_217" to="j4_0" fromId="217" toId="151">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="461" from="br_ln41" to="j4_0" fromId="149" toId="151">
</dataflow>
<dataflow id="462" from="j4_0" to="zext_ln41" fromId="151" toId="152">
</dataflow>
<dataflow id="463" from="j4_0" to="icmp_ln41" fromId="151" toId="153">
</dataflow>
<dataflow id="464" from="StgValue_223" to="icmp_ln41" fromId="223" toId="153">
</dataflow>
<dataflow id="465" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="225" toId="154">
</dataflow>
<dataflow id="466" from="StgValue_227" to="empty_10" fromId="227" toId="154">
</dataflow>
<dataflow id="467" from="StgValue_227" to="empty_10" fromId="227" toId="154">
</dataflow>
<dataflow id="468" from="StgValue_227" to="empty_10" fromId="227" toId="154">
</dataflow>
<dataflow id="469" from="j4_0" to="j_2" fromId="151" toId="155">
</dataflow>
<dataflow id="470" from="StgValue_232" to="j_2" fromId="232" toId="155">
</dataflow>
<dataflow id="471" from="icmp_ln41" to="br_ln41" fromId="153" toId="156">
</dataflow>
<dataflow id="472" from="j4_0" to="zext_ln42_4" fromId="151" toId="157">
</dataflow>
<dataflow id="473" from="add_ln42_2" to="add_ln42_3" fromId="148" toId="158">
</dataflow>
<dataflow id="474" from="zext_ln42_4" to="add_ln42_3" fromId="157" toId="158">
</dataflow>
<dataflow id="475" from="add_ln42_3" to="zext_ln42_5" fromId="158" toId="159">
</dataflow>
<dataflow id="476" from="c_buff" to="c_buff_addr" fromId="23" toId="160">
</dataflow>
<dataflow id="477" from="StgValue_270" to="c_buff_addr" fromId="270" toId="160">
</dataflow>
<dataflow id="478" from="zext_ln42_5" to="c_buff_addr" fromId="159" toId="160">
</dataflow>
<dataflow id="479" from="c_buff_addr" to="c_buff_load" fromId="160" toId="161">
</dataflow>
<dataflow id="480" from="zext_ln41" to="add_ln42_1" fromId="152" toId="162">
</dataflow>
<dataflow id="481" from="tmp_7" to="add_ln42_1" fromId="146" toId="162">
</dataflow>
<dataflow id="482" from="add_ln42_1" to="zext_ln42_3" fromId="162" toId="163">
</dataflow>
<dataflow id="483" from="tmp_6" to="add_ln42" fromId="144" toId="164">
</dataflow>
<dataflow id="484" from="zext_ln42_3" to="add_ln42" fromId="163" toId="164">
</dataflow>
<dataflow id="485" from="c_buff_addr" to="c_buff_load" fromId="160" toId="166">
</dataflow>
<dataflow id="486" from="add_ln42" to="zext_ln42_2" fromId="164" toId="167">
</dataflow>
<dataflow id="487" from="c" to="c_addr" fromId="201" toId="168">
</dataflow>
<dataflow id="488" from="StgValue_270" to="c_addr" fromId="270" toId="168">
</dataflow>
<dataflow id="489" from="zext_ln42_2" to="c_addr" fromId="167" toId="168">
</dataflow>
<dataflow id="490" from="c_buff_load" to="store_ln42" fromId="166" toId="169">
</dataflow>
<dataflow id="491" from="c_addr" to="store_ln42" fromId="168" toId="169">
</dataflow>
<dataflow id="492" from="icmp_ln16" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="493" from="icmp_ln17" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="494" from="icmp_ln22" to="StgValue_5" fromId="58" toId="5">
</dataflow>
<dataflow id="495" from="icmp_ln23" to="StgValue_6" fromId="71" toId="6">
</dataflow>
<dataflow id="496" from="icmp_ln29" to="StgValue_8" fromId="90" toId="8">
</dataflow>
<dataflow id="497" from="icmp_ln30" to="StgValue_9" fromId="102" toId="9">
</dataflow>
<dataflow id="498" from="icmp_ln32" to="StgValue_10" fromId="114" toId="10">
</dataflow>
<dataflow id="499" from="icmp_ln40" to="StgValue_14" fromId="140" toId="14">
</dataflow>
<dataflow id="500" from="icmp_ln41" to="StgValue_15" fromId="153" toId="15">
</dataflow>
</dataflows>


</stg>
