

================================================================
== Vivado HLS Report for 'nfa_get_finals_1'
================================================================
* Date:           Sat Nov 08 10:20:49 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     73|      5|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     73|      5|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3           |   1|   0|    1|          0|
    |nfa_finals_buckets_read_reg_72  |  64|   0|   64|          0|
    |tmp_28_read_reg_67              |   5|   0|    5|          0|
    |tmp_28_read_reg_67              |   0|   5|    5|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |  73|   5|   78|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|ap_ce                           |  in |    1| ap_ctrl_hs |  nfa_get_finals.1  | return value |
|nfa_finals_buckets_req_din      | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_req_full_n   |  in |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_req_write    | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_rsp_empty_n  |  in |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_rsp_read     | out |    1|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_address      | out |   32|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_datain       |  in |   64|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_dataout      | out |   64|   ap_bus   | nfa_finals_buckets |    pointer   |
|nfa_finals_buckets_size         | out |   32|   ap_bus   | nfa_finals_buckets |    pointer   |
|finals_buckets_address0         | out |    4|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_ce0              | out |    1|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_we0              | out |    1|  ap_memory |   finals_buckets   |     array    |
|finals_buckets_d0               | out |   64|  ap_memory |   finals_buckets   |     array    |
|tmp_28                          |  in |    5|   ap_none  |       tmp_28       |    scalar    |
+--------------------------------+-----+-----+------------+--------------------+--------------+

