INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project7/juego_project7.srcs/sources_1/new/d_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chand/Desktop/EE214/PROJECTS/juego_project7/juego_project7.srcs/sim_1/new/d_latchtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latchtb
