{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461885341431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461885341432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 18:15:41 2016 " "Processing started: Thu Apr 28 18:15:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461885341432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1461885341432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1461885341432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1461885341853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356362 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356364 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC_module-a " "Found design unit 1: VGA_SYNC_module-a" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356366 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_module " "Found entity 1: VGA_SYNC_module" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Ball-structural " "Found design unit 1: VGA_Ball-structural" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356367 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ball " "Found entity 1: VGA_Ball" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_CONTROL-CONTROL " "Found design unit 1: SENSOR_CONTROL-CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356369 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_CONTROL " "Found entity 1: SENSOR_CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy-behavior " "Found design unit 1: enemy-behavior" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356370 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy " "Found entity 1: enemy" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_GENERIC-RTL " "Found design unit 1: LFSR_GENERIC-RTL" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356372 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GENERIC " "Found entity 1: LFSR_GENERIC" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Ball " "Elaborating entity \"VGA_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1461885356424 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N VGA_Ball.vhd(63) " "VHDL Signal Declaration warning at VGA_Ball.vhd(63): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1461885356425 "|VGA_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_module VGA_SYNC_module:U1 " "Elaborating entity \"VGA_SYNC_module\" for hierarchy \"VGA_SYNC_module:U1\"" {  } { { "VGA_Ball.vhd" "U1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC_module:U1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1461885356552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356553 ""}  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1461885356553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_PLL_altpll " "Found entity 1: video_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461885356613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1461885356613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL_altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated " "Elaborating entity \"video_PLL_altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:U2 " "Elaborating entity \"ball\" for hierarchy \"ball:U2\"" {  } { { "VGA_Ball.vhd" "U2" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356617 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GAME_OVER BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"GAME_OVER\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_R BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_R\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_G BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_G\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TEMP_B BALL.VHD(190) " "VHDL Process Statement warning at BALL.VHD(190): inferring latch(es) for signal or variable \"TEMP_B\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size BALL.VHD(215) " "VHDL Process Statement warning at BALL.VHD(215): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME_RESET BALL.VHD(217) " "VHDL Process Statement warning at BALL.VHD(217): signal \"GAME_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_int BALL.VHD(212) " "VHDL Process Statement warning at BALL.VHD(212): inferring latch(es) for signal or variable \"x_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_int BALL.VHD(212) " "VHDL Process Statement warning at BALL.VHD(212): inferring latch(es) for signal or variable \"y_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1461885356619 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:y_int\[0\] BALL.VHD(217) " "Inferred latch for \"Move_Ball:y_int\[0\]\" at BALL.VHD(217)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:x_int\[0\] BALL.VHD(217) " "Inferred latch for \"Move_Ball:x_int\[0\]\" at BALL.VHD(217)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_B BALL.VHD(190) " "Inferred latch for \"TEMP_B\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_G BALL.VHD(190) " "Inferred latch for \"TEMP_G\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP_R BALL.VHD(190) " "Inferred latch for \"TEMP_R\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GAME_OVER BALL.VHD(190) " "Inferred latch for \"GAME_OVER\" at BALL.VHD(190)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1461885356620 "|VGA_Ball|ball:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST " "Elaborating entity \"enemy\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\"" {  } { { "BALL.VHD" "\\GEN_ENEMY:0:ENEMY_INST" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(74) " "VHDL Process Statement warning at enemy.vhd(74): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(75) " "VHDL Process Statement warning at enemy.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(78) " "VHDL Process Statement warning at enemy.vhd(78): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(81) " "VHDL Process Statement warning at enemy.vhd(81): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(84) " "VHDL Process Statement warning at enemy.vhd(84): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(85) " "VHDL Process Statement warning at enemy.vhd(85): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(86) " "VHDL Process Statement warning at enemy.vhd(86): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(87) " "VHDL Process Statement warning at enemy.vhd(87): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(89) " "VHDL Process Statement warning at enemy.vhd(89): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(91) " "VHDL Process Statement warning at enemy.vhd(91): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356622 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(92) " "VHDL Process Statement warning at enemy.vhd(92): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(94) " "VHDL Process Statement warning at enemy.vhd(94): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(95) " "VHDL Process Statement warning at enemy.vhd(95): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetn enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"resetn\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random1 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random1\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random2 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random2\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random1 enemy.vhd(108) " "VHDL Process Statement warning at enemy.vhd(108): signal \"random1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random2 enemy.vhd(109) " "VHDL Process Statement warning at enemy.vhd(109): signal \"random2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_X_pos enemy.vhd(165) " "VHDL Process Statement warning at enemy.vhd(165): signal \"Ball_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_Y_pos enemy.vhd(166) " "VHDL Process Statement warning at enemy.vhd(166): signal \"Ball_Y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] enemy.vhd(71) " "Inferred latch for \"count\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] enemy.vhd(71) " "Inferred latch for \"count\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] enemy.vhd(71) " "Inferred latch for \"count\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] enemy.vhd(71) " "Inferred latch for \"count\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] enemy.vhd(71) " "Inferred latch for \"count\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] enemy.vhd(71) " "Inferred latch for \"count\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] enemy.vhd(71) " "Inferred latch for \"count\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] enemy.vhd(71) " "Inferred latch for \"count\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] enemy.vhd(71) " "Inferred latch for \"count\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] enemy.vhd(71) " "Inferred latch for \"count\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] enemy.vhd(71) " "Inferred latch for \"count\[10\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] enemy.vhd(71) " "Inferred latch for \"count\[11\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] enemy.vhd(71) " "Inferred latch for \"count\[12\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] enemy.vhd(71) " "Inferred latch for \"count\[13\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356623 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] enemy.vhd(71) " "Inferred latch for \"count\[14\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] enemy.vhd(71) " "Inferred latch for \"count\[15\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] enemy.vhd(71) " "Inferred latch for \"count\[16\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] enemy.vhd(71) " "Inferred latch for \"count\[17\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] enemy.vhd(71) " "Inferred latch for \"count\[18\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] enemy.vhd(71) " "Inferred latch for \"count\[19\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] enemy.vhd(71) " "Inferred latch for \"count\[20\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] enemy.vhd(71) " "Inferred latch for \"count\[21\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] enemy.vhd(71) " "Inferred latch for \"count\[22\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] enemy.vhd(71) " "Inferred latch for \"count\[23\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] enemy.vhd(71) " "Inferred latch for \"count\[24\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] enemy.vhd(71) " "Inferred latch for \"count\[25\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] enemy.vhd(71) " "Inferred latch for \"count\[26\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] enemy.vhd(71) " "Inferred latch for \"count\[27\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] enemy.vhd(71) " "Inferred latch for \"count\[28\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] enemy.vhd(71) " "Inferred latch for \"count\[29\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] enemy.vhd(71) " "Inferred latch for \"count\[30\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] enemy.vhd(71) " "Inferred latch for \"count\[31\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[0\] enemy.vhd(71) " "Inferred latch for \"random2\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[1\] enemy.vhd(71) " "Inferred latch for \"random2\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[2\] enemy.vhd(71) " "Inferred latch for \"random2\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[3\] enemy.vhd(71) " "Inferred latch for \"random2\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[4\] enemy.vhd(71) " "Inferred latch for \"random2\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[5\] enemy.vhd(71) " "Inferred latch for \"random2\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[6\] enemy.vhd(71) " "Inferred latch for \"random2\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[7\] enemy.vhd(71) " "Inferred latch for \"random2\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356624 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[8\] enemy.vhd(71) " "Inferred latch for \"random2\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[9\] enemy.vhd(71) " "Inferred latch for \"random2\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[0\] enemy.vhd(71) " "Inferred latch for \"random1\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[1\] enemy.vhd(71) " "Inferred latch for \"random1\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[2\] enemy.vhd(71) " "Inferred latch for \"random1\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[3\] enemy.vhd(71) " "Inferred latch for \"random1\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[4\] enemy.vhd(71) " "Inferred latch for \"random1\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[5\] enemy.vhd(71) " "Inferred latch for \"random1\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[6\] enemy.vhd(71) " "Inferred latch for \"random1\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[7\] enemy.vhd(71) " "Inferred latch for \"random1\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[8\] enemy.vhd(71) " "Inferred latch for \"random1\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[9\] enemy.vhd(71) " "Inferred latch for \"random1\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load enemy.vhd(71) " "Inferred latch for \"load\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetn enemy.vhd(71) " "Inferred latch for \"resetn\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356625 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_GENERIC ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1 " "Elaborating entity \"LFSR_GENERIC\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\"" {  } { { "enemy.vhd" "r1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1461885356626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn lfsr_generic.vhd(63) " "VHDL Process Statement warning at lfsr_generic.vhd(63): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load lfsr_generic.vhd(106) " "VHDL Process Statement warning at lfsr_generic.vhd(106): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(110) " "VHDL Process Statement warning at lfsr_generic.vhd(110): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(111) " "VHDL Process Statement warning at lfsr_generic.vhd(111): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TapsArray lfsr_generic.vhd(52) " "VHDL Process Statement warning at lfsr_generic.vhd(52): inferring latch(es) for signal or variable \"TapsArray\", which holds its previous value in one or more paths through the process" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[0\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[0\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[1\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[1\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[2\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[2\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[3\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[3\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[4\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[4\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[5\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[5\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[6\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[6\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[7\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[7\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356627 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[8\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[8\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1461885356628 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461885356941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 28 18:15:56 2016 " "Processing ended: Thu Apr 28 18:15:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461885356941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461885356941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461885356941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1461885356941 ""}
