IP Upgrade report for DE0_Nano
Thu Nov 23 17:08:41 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Thu Nov 23 17:08:41 2017           ;
; Quartus Prime Version        ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                ; DE0_Nano                                    ;
; Top-level Entity Name        ; DE0_nano_top_level                          ;
; Family                       ; Cyclone IV E                                ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; Entity Name     ; Component Name ; Version ; Original Source File                          ; Generation File Path ; New Source File                               ; Message ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+
; DE0_nano_system ; Qsys           ; 17.0    ; DE0_nano_system/synthesis/DE0_nano_system.qip ; DE0_nano_system.qsys ; DE0_nano_system/synthesis/DE0_nano_system.qip ;         ;
+-----------------+----------------+---------+-----------------------------------------------+----------------------+-----------------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE0_nano_system.qsys" to "DE0_nano_system.BAK.qsys"
Info (11902): Backing up file "DE0_nano_system/synthesis/DE0_nano_system.vhd" to "DE0_nano_system.BAK.vhd"
Info (11837): Started upgrading IP component Qsys with file "DE0_nano_system.qsys"
Info: 2017.11.23.17:06:36 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2017.11.23.17:06:36 Info: Finished upgrading the ip cores
Info: 2017.11.23.17:06:46 Info: Saving generation log to G:/PRE/DE0_nano/DE0_nano_system
Info: 2017.11.23.17:06:46 Info: Starting: Create simulation model
Info: 2017.11.23.17:06:46 Info: qsys-generate G:\PRE\DE0_nano\DE0_nano_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=G:\PRE\DE0_nano\DE0_nano_system\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2017.11.23.17:06:46 Info: Loading DE0_nano
Info: 2017.11.23.17:06:46 Info: Reading input file
Info: 2017.11.23.17:06:46 Info: Adding adc_spi_int [altera_avalon_spi 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module adc_spi_int
Info: 2017.11.23.17:06:46 Info: Adding altpll_sys [altpll 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module altpll_sys
Info: 2017.11.23.17:06:46 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module clk_50
Info: 2017.11.23.17:06:46 Info: Adding clock_crossing_bridge_IO [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module clock_crossing_bridge_IO
Info: 2017.11.23.17:06:46 Info: Adding epcs [altera_avalon_epcs_flash_controller 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module epcs
Info: 2017.11.23.17:06:46 Info: Adding ext_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module ext_sensor_int
Info: 2017.11.23.17:06:46 Info: Adding g_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module g_sensor_int
Info: 2017.11.23.17:06:46 Info: Adding i2c_EXT_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module i2c_EXT_sda
Info: 2017.11.23.17:06:46 Info: Adding i2c_scl [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module i2c_scl
Info: 2017.11.23.17:06:46 Info: Adding i2c_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module i2c_sda
Info: 2017.11.23.17:06:46 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module jtag_uart
Info: 2017.11.23.17:06:46 Info: Adding nios2_cpu [altera_nios2_gen2 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module nios2_cpu
Info: 2017.11.23.17:06:46 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module onchip_mem
Info: 2017.11.23.17:06:46 Info: Adding pio_key [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module pio_key
Info: 2017.11.23.17:06:46 Info: Adding pio_leds [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module pio_leds
Info: 2017.11.23.17:06:46 Info: Adding pio_switch [altera_avalon_pio 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module pio_switch
Info: 2017.11.23.17:06:46 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module sdram
Info: 2017.11.23.17:06:46 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module sysid_qsys
Info: 2017.11.23.17:06:46 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module timer
Info: 2017.11.23.17:06:46 Info: Adding xbee_uart [altera_avalon_uart 17.1]
Info: 2017.11.23.17:06:46 Info: Parameterizing module xbee_uart
Info: 2017.11.23.17:06:46 Info: Building connections
Info: 2017.11.23.17:06:46 Info: Parameterizing connections
Info: 2017.11.23.17:06:46 Info: Validating
Info: 2017.11.23.17:06:47 Info: Done reading input file
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.epcs: Legacy EPCS
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.11.23.17:06:47 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.11.23.17:06:48 Info: DE0_nano_system: Generating DE0_nano_system "DE0_nano_system" for SIM_VHDL
Info: 2017.11.23.17:06:50 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2017.11.23.17:06:50 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2017.11.23.17:06:57 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'
Info: 2017.11.23.17:06:57 Info: adc_spi_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen//DE0_nano_system_adc_spi_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0002_adc_spi_int_gen
Info: 2017.11.23.17:06:58 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'
Info: 2017.11.23.17:06:58 Info: adc_spi_int: "DE0_nano_system" instantiated altera_avalon_spi "adc_spi_int"
Info: 2017.11.23.17:07:02 Info: altpll_sys: Generating VHDL simulation model
Warning: 2017.11.23.17:07:18 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2017.11.23.17:07:18 Warning: Verilog HDL or VHDL warning at DE0_nano_system_altpll_sys.vhd(330): object "wire_w_address_range2w" assigned a value but never read File: C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0005_sopcqmap
Info: 2017.11.23.17:07:18 Info: altpll_sys: Generated simulation model DE0_nano_system_altpll_sys.vho
Info: 2017.11.23.17:07:18 Info: altpll_sys: "DE0_nano_system" instantiated altpll "altpll_sys"
Info: 2017.11.23.17:07:18 Info: clock_crossing_bridge_IO: "DE0_nano_system" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_bridge_IO"
Info: 2017.11.23.17:07:18 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'
Info: 2017.11.23.17:07:18 Info: epcs:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen//DE0_nano_system_epcs_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0008_epcs_gen
Info: 2017.11.23.17:07:19 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'
Info: 2017.11.23.17:07:19 Info: epcs: "DE0_nano_system" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: 2017.11.23.17:07:19 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'
Info: 2017.11.23.17:07:19 Info: ext_sensor_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen//DE0_nano_system_ext_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0009_ext_sensor_int_gen
Info: 2017.11.23.17:07:19 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'
Info: 2017.11.23.17:07:19 Info: ext_sensor_int: "DE0_nano_system" instantiated altera_avalon_pio "ext_sensor_int"
Info: 2017.11.23.17:07:19 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'
Info: 2017.11.23.17:07:19 Info: g_sensor_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen//DE0_nano_system_g_sensor_int_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0010_g_sensor_int_gen
Info: 2017.11.23.17:07:19 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'
Info: 2017.11.23.17:07:19 Info: g_sensor_int: "DE0_nano_system" instantiated altera_avalon_pio "g_sensor_int"
Info: 2017.11.23.17:07:19 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'
Info: 2017.11.23.17:07:19 Info: i2c_EXT_sda:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen//DE0_nano_system_i2c_EXT_sda_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0011_i2c_EXT_sda_gen
Info: 2017.11.23.17:07:20 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'
Info: 2017.11.23.17:07:20 Info: i2c_EXT_sda: "DE0_nano_system" instantiated altera_avalon_pio "i2c_EXT_sda"
Info: 2017.11.23.17:07:20 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'
Info: 2017.11.23.17:07:20 Info: i2c_scl:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen//DE0_nano_system_i2c_scl_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0012_i2c_scl_gen
Info: 2017.11.23.17:07:20 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'
Info: 2017.11.23.17:07:20 Info: i2c_scl: "DE0_nano_system" instantiated altera_avalon_pio "i2c_scl"
Info: 2017.11.23.17:07:20 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'
Info: 2017.11.23.17:07:20 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen//DE0_nano_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0013_jtag_uart_gen
Info: 2017.11.23.17:07:20 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'
Info: 2017.11.23.17:07:20 Info: jtag_uart: "DE0_nano_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.11.23.17:07:21 Info: nios2_cpu: "DE0_nano_system" instantiated altera_nios2_gen2 "nios2_cpu"
Info: 2017.11.23.17:07:21 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'
Info: 2017.11.23.17:07:21 Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen//DE0_nano_system_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0014_onchip_mem_gen
Info: 2017.11.23.17:07:21 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'
Info: 2017.11.23.17:07:21 Info: onchip_mem: "DE0_nano_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2017.11.23.17:07:21 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'
Info: 2017.11.23.17:07:21 Info: pio_key:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen//DE0_nano_system_pio_key_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0015_pio_key_gen
Info: 2017.11.23.17:07:21 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'
Info: 2017.11.23.17:07:21 Info: pio_key: "DE0_nano_system" instantiated altera_avalon_pio "pio_key"
Info: 2017.11.23.17:07:21 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'
Info: 2017.11.23.17:07:21 Info: pio_leds:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen//DE0_nano_system_pio_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0016_pio_leds_gen
Info: 2017.11.23.17:07:22 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'
Info: 2017.11.23.17:07:22 Info: pio_leds: "DE0_nano_system" instantiated altera_avalon_pio "pio_leds"
Info: 2017.11.23.17:07:22 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'
Info: 2017.11.23.17:07:22 Info: pio_switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen//DE0_nano_system_pio_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0017_pio_switch_gen
Info: 2017.11.23.17:07:22 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'
Info: 2017.11.23.17:07:22 Info: pio_switch: "DE0_nano_system" instantiated altera_avalon_pio "pio_switch"
Info: 2017.11.23.17:07:22 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'
Info: 2017.11.23.17:07:22 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen//DE0_nano_system_sdram_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0018_sdram_gen
Info: 2017.11.23.17:07:23 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'
Info: 2017.11.23.17:07:23 Info: sdram: "DE0_nano_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2017.11.23.17:07:23 Info: sysid_qsys: "DE0_nano_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.11.23.17:07:23 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'
Info: 2017.11.23.17:07:23 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen//DE0_nano_system_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0020_timer_gen
Info: 2017.11.23.17:07:23 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'
Info: 2017.11.23.17:07:23 Info: timer: "DE0_nano_system" instantiated altera_avalon_timer "timer"
Info: 2017.11.23.17:07:23 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'
Info: 2017.11.23.17:07:23 Info: xbee_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen//DE0_nano_system_xbee_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0021_xbee_uart_gen
Info: 2017.11.23.17:07:24 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'
Info: 2017.11.23.17:07:24 Info: xbee_uart: "DE0_nano_system" instantiated altera_avalon_uart "xbee_uart"
Info: 2017.11.23.17:07:25 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:25 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:25 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:25 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:26 Info: mm_interconnect_0: "DE0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.11.23.17:07:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:28 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:29 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:07:31 Info: mm_interconnect_1: "DE0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2017.11.23.17:07:31 Info: irq_mapper: "DE0_nano_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.11.23.17:07:31 Info: irq_synchronizer: "DE0_nano_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2017.11.23.17:07:31 Info: rst_controller: "DE0_nano_system" instantiated altera_reset_controller "rst_controller"
Info: 2017.11.23.17:07:31 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'
Info: 2017.11.23.17:07:31 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen//DE0_nano_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*) Starting Nios II generation
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:33 (*)   Checking for plaintext license.
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Plaintext license not found.
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:34 (*)   Checking for encrypted license (non-evaluation).
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Elaborating CPU configuration settings
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)   Creating all objects for CPU
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Testbench
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)     Instruction decoding
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction fields
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:35 (*)       Instruction decodes
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Signals for RTL simulation waveforms
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)       Instruction controls
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline frontend
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:36 (*)     Pipeline backend
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Creating 'C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0025_cpu_gen/
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:39 (*)   Generating RTL from CPU objects
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating encrypted RTL
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:07:42 (*)   Creating IP functional simulation model
Info: 2017.11.23.17:08:04 Info: cpu: # 2017.11.23 17:08:04 (*) Done Nios II generation
Info: 2017.11.23.17:08:04 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'
Info: 2017.11.23.17:08:04 Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2017.11.23.17:08:04 Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: 2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2017.11.23.17:08:04 Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: 2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2017.11.23.17:08:04 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2017.11.23.17:08:04 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.11.23.17:08:04 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2017.11.23.17:08:04 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.11.23.17:08:04 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.11.23.17:08:04 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2017.11.23.17:08:04 Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.11.23.17:08:04 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2017.11.23.17:08:04 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.11.23.17:08:04 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.11.23.17:08:04 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.11.23.17:08:04 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2017.11.23.17:08:04 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:04 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.11.23.17:08:05 Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: 2017.11.23.17:08:05 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2017.11.23.17:08:05 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2017.11.23.17:08:05 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.11.23.17:08:05 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:05 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.11.23.17:08:05 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.11.23.17:08:05 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/simulation/submodules
Info: 2017.11.23.17:08:05 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.11.23.17:08:05 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: 2017.11.23.17:08:05 Info: DE0_nano_system: Done "DE0_nano_system" with 58 modules, 106 files
Info: 2017.11.23.17:08:05 Info: qsys-generate succeeded.
Info: 2017.11.23.17:08:05 Info: Finished: Create simulation model
Info: 2017.11.23.17:08:05 Info: Starting: Create Modelsim Project.
Info: 2017.11.23.17:08:05 Info: sim-script-gen --spd=G:\PRE\DE0_nano\DE0_nano_system\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:05 Info: Doing: ip-make-simscript --spd=G:\PRE\DE0_nano\DE0_nano_system\DE0_nano_system.spd --output-directory=G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info: Generating the following file(s) for MODELSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info:     mentor
Info: 2017.11.23.17:08:06 Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib
Info: 2017.11.23.17:08:06 Info: Generating the following file(s) for VCSMX simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info:     synopsys/vcsmx
Info: 2017.11.23.17:08:06 Info:     synopsys/vcsmx
Info: 2017.11.23.17:08:06 Info: Generating the following file(s) for NCSIM simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info:     cadence
Info: 2017.11.23.17:08:06 Info:     cadence
Info: 2017.11.23.17:08:06 Info:     cadence
Info: 2017.11.23.17:08:06 Info:     50 .cds.lib files in cadence/cds_libs
Info: 2017.11.23.17:08:06 Info: Generating the following file(s) for RIVIERA simulator in G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info:     aldec
Info: 2017.11.23.17:08:06 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/PRE/DE0_nano/DE0_nano_system/simulation
Info: 2017.11.23.17:08:06 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.11.23.17:08:06 Info: Finished: Create Modelsim Project.
Info: 2017.11.23.17:08:06 Info: Starting: Create block symbol file (.bsf)
Info: 2017.11.23.17:08:06 Info: qsys-generate G:\PRE\DE0_nano\DE0_nano_system.qsys --block-symbol-file --output-directory=G:\PRE\DE0_nano\DE0_nano_system --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2017.11.23.17:08:06 Info: Loading DE0_nano
Info: 2017.11.23.17:08:06 Info: Reading input file
Info: 2017.11.23.17:08:06 Info: Adding adc_spi_int [altera_avalon_spi 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module adc_spi_int
Info: 2017.11.23.17:08:06 Info: Adding altpll_sys [altpll 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module altpll_sys
Info: 2017.11.23.17:08:06 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module clk_50
Info: 2017.11.23.17:08:06 Info: Adding clock_crossing_bridge_IO [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module clock_crossing_bridge_IO
Info: 2017.11.23.17:08:06 Info: Adding epcs [altera_avalon_epcs_flash_controller 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module epcs
Info: 2017.11.23.17:08:06 Info: Adding ext_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module ext_sensor_int
Info: 2017.11.23.17:08:06 Info: Adding g_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module g_sensor_int
Info: 2017.11.23.17:08:06 Info: Adding i2c_EXT_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module i2c_EXT_sda
Info: 2017.11.23.17:08:06 Info: Adding i2c_scl [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module i2c_scl
Info: 2017.11.23.17:08:06 Info: Adding i2c_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module i2c_sda
Info: 2017.11.23.17:08:06 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module jtag_uart
Info: 2017.11.23.17:08:06 Info: Adding nios2_cpu [altera_nios2_gen2 17.1]
Info: 2017.11.23.17:08:06 Info: Parameterizing module nios2_cpu
Info: 2017.11.23.17:08:07 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module onchip_mem
Info: 2017.11.23.17:08:07 Info: Adding pio_key [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module pio_key
Info: 2017.11.23.17:08:07 Info: Adding pio_leds [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module pio_leds
Info: 2017.11.23.17:08:07 Info: Adding pio_switch [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module pio_switch
Info: 2017.11.23.17:08:07 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module sdram
Info: 2017.11.23.17:08:07 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module sysid_qsys
Info: 2017.11.23.17:08:07 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module timer
Info: 2017.11.23.17:08:07 Info: Adding xbee_uart [altera_avalon_uart 17.1]
Info: 2017.11.23.17:08:07 Info: Parameterizing module xbee_uart
Info: 2017.11.23.17:08:07 Info: Building connections
Info: 2017.11.23.17:08:07 Info: Parameterizing connections
Info: 2017.11.23.17:08:07 Info: Validating
Info: 2017.11.23.17:08:07 Info: Done reading input file
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.epcs: Legacy EPCS
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.11.23.17:08:07 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.11.23.17:08:08 Info: qsys-generate succeeded.
Info: 2017.11.23.17:08:08 Info: Finished: Create block symbol file (.bsf)
Info: 2017.11.23.17:08:08 Info:
Info: 2017.11.23.17:08:08 Info: Starting: Create HDL design files for synthesis
Info: 2017.11.23.17:08:08 Info: qsys-generate G:\PRE\DE0_nano\DE0_nano_system.qsys --synthesis=VHDL --output-directory=G:\PRE\DE0_nano\DE0_nano_system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Info: 2017.11.23.17:08:08 Info: Loading DE0_nano
Info: 2017.11.23.17:08:08 Info: Reading input file
Info: 2017.11.23.17:08:08 Info: Adding adc_spi_int [altera_avalon_spi 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module adc_spi_int
Info: 2017.11.23.17:08:08 Info: Adding altpll_sys [altpll 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module altpll_sys
Info: 2017.11.23.17:08:08 Info: Adding clk_50 [clock_source 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module clk_50
Info: 2017.11.23.17:08:08 Info: Adding clock_crossing_bridge_IO [altera_avalon_mm_clock_crossing_bridge 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module clock_crossing_bridge_IO
Info: 2017.11.23.17:08:08 Info: Adding epcs [altera_avalon_epcs_flash_controller 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module epcs
Info: 2017.11.23.17:08:08 Info: Adding ext_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module ext_sensor_int
Info: 2017.11.23.17:08:08 Info: Adding g_sensor_int [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module g_sensor_int
Info: 2017.11.23.17:08:08 Info: Adding i2c_EXT_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module i2c_EXT_sda
Info: 2017.11.23.17:08:08 Info: Adding i2c_scl [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module i2c_scl
Info: 2017.11.23.17:08:08 Info: Adding i2c_sda [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module i2c_sda
Info: 2017.11.23.17:08:08 Info: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module jtag_uart
Info: 2017.11.23.17:08:08 Info: Adding nios2_cpu [altera_nios2_gen2 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module nios2_cpu
Info: 2017.11.23.17:08:08 Info: Adding onchip_mem [altera_avalon_onchip_memory2 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module onchip_mem
Info: 2017.11.23.17:08:08 Info: Adding pio_key [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module pio_key
Info: 2017.11.23.17:08:08 Info: Adding pio_leds [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module pio_leds
Info: 2017.11.23.17:08:08 Info: Adding pio_switch [altera_avalon_pio 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module pio_switch
2017.11.23.17:08:08 Info: Adding sdram [altera_avalon_new_sdram_controller 17.1]
2017.11.23.17:08:08 Info: Parameterizing module sdram
Info: 2017.11.23.17:08:08 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module sysid_qsys
Info: 2017.11.23.17:08:08 Info: Adding timer [altera_avalon_timer 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module timer
Info: 2017.11.23.17:08:08 Info: Adding xbee_uart [altera_avalon_uart 17.1]
Info: 2017.11.23.17:08:08 Info: Parameterizing module xbee_uart
Info: 2017.11.23.17:08:08 Info: Building connections
Info: 2017.11.23.17:08:08 Info: Parameterizing connections
Info: 2017.11.23.17:08:08 Info: Validating
Info: 2017.11.23.17:08:08 Info: Done reading input file
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.epcs: Legacy EPCS
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.ext_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.g_sensor_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.i2c_EXT_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.pio_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2017.11.23.17:08:08 Info: DE0_nano_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2017.11.23.17:08:09 Info: DE0_nano_system: Generating DE0_nano_system "DE0_nano_system" for QUARTUS_SYNTH
Info: 2017.11.23.17:08:10 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2017.11.23.17:08:10 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2017.11.23.17:08:14 Info: adc_spi_int: Starting RTL generation for module 'DE0_nano_system_adc_spi_int'
Info: 2017.11.23.17:08:14 Info: adc_spi_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE0_nano_system_adc_spi_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0058_adc_spi_int_gen/
Info: 2017.11.23.17:08:15 Info: adc_spi_int: Done RTL generation for module 'DE0_nano_system_adc_spi_int'
Info: 2017.11.23.17:08:15 Info: adc_spi_int: "DE0_nano_system" instantiated altera_avalon_spi "adc_spi_int"
Info: 2017.11.23.17:08:17 Info: altpll_sys: "DE0_nano_system" instantiated altpll "altpll_sys"
Info: 2017.11.23.17:08:17 Info: clock_crossing_bridge_IO: "DE0_nano_system" instantiated altera_avalon_mm_clock_crossing_bridge "clock_crossing_bridge_IO"
Info: 2017.11.23.17:08:17 Info: epcs: Starting RTL generation for module 'DE0_nano_system_epcs'
Info: 2017.11.23.17:08:17 Info: epcs:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=DE0_nano_system_epcs --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0062_epcs_gen/
Info: 2017.11.23.17:08:17 Info: epcs: Done RTL generation for module 'DE0_nano_system_epcs'
Info: 2017.11.23.17:08:17 Info: epcs: "DE0_nano_system" instantiated altera_avalon_epcs_flash_controller "epcs"
Info: 2017.11.23.17:08:18 Info: ext_sensor_int: Starting RTL generation for module 'DE0_nano_system_ext_sensor_int'
Info: 2017.11.23.17:08:18 Info: ext_sensor_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_ext_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0063_ext_sensor_int_gen/
Info: 2017.11.23.17:08:18 Info: ext_sensor_int: Done RTL generation for module 'DE0_nano_system_ext_sensor_int'
Info: 2017.11.23.17:08:18 Info: ext_sensor_int: "DE0_nano_system" instantiated altera_avalon_pio "ext_sensor_int"
Info: 2017.11.23.17:08:18 Info: g_sensor_int: Starting RTL generation for module 'DE0_nano_system_g_sensor_int'
Info: 2017.11.23.17:08:18 Info: g_sensor_int:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_g_sensor_int --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0064_g_sensor_int_gen/
Info: 2017.11.23.17:08:18 Info: g_sensor_int: Done RTL generation for module 'DE0_nano_system_g_sensor_int'
Info: 2017.11.23.17:08:18 Info: g_sensor_int: "DE0_nano_system" instantiated altera_avalon_pio "g_sensor_int"
Info: 2017.11.23.17:08:18 Info: i2c_EXT_sda: Starting RTL generation for module 'DE0_nano_system_i2c_EXT_sda'
Info: 2017.11.23.17:08:18 Info: i2c_EXT_sda:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_EXT_sda --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0065_i2c_EXT_sda_gen/
Info: 2017.11.23.17:08:18 Info: i2c_EXT_sda: Done RTL generation for module 'DE0_nano_system_i2c_EXT_sda'
Info: 2017.11.23.17:08:18 Info: i2c_EXT_sda: "DE0_nano_system" instantiated altera_avalon_pio "i2c_EXT_sda"
Info: 2017.11.23.17:08:19 Info: i2c_scl: Starting RTL generation for module 'DE0_nano_system_i2c_scl'
Info: 2017.11.23.17:08:19 Info: i2c_scl:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_i2c_scl --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0066_i2c_scl_gen/
Info: 2017.11.23.17:08:19 Info: i2c_scl: Done RTL generation for module 'DE0_nano_system_i2c_scl'
Info: 2017.11.23.17:08:19 Info: i2c_scl: "DE0_nano_system" instantiated altera_avalon_pio "i2c_scl"
Info: 2017.11.23.17:08:19 Info: jtag_uart: Starting RTL generation for module 'DE0_nano_system_jtag_uart'
Info: 2017.11.23.17:08:19 Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_nano_system_jtag_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0067_jtag_uart_gen/
Info: 2017.11.23.17:08:19 Info: jtag_uart: Done RTL generation for module 'DE0_nano_system_jtag_uart'
Info: 2017.11.23.17:08:19 Info: jtag_uart: "DE0_nano_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2017.11.23.17:08:19 Info: nios2_cpu: "DE0_nano_system" instantiated altera_nios2_gen2 "nios2_cpu"
Info: 2017.11.23.17:08:19 Info: onchip_mem: Starting RTL generation for module 'DE0_nano_system_onchip_mem'
Info: 2017.11.23.17:08:19 Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_nano_system_onchip_mem --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0068_onchip_mem_gen/
Info: 2017.11.23.17:08:20 Info: onchip_mem: Done RTL generation for module 'DE0_nano_system_onchip_mem'
Info: 2017.11.23.17:08:20 Info: onchip_mem: "DE0_nano_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: 2017.11.23.17:08:20 Info: pio_key: Starting RTL generation for module 'DE0_nano_system_pio_key'
Info: 2017.11.23.17:08:20 Info: pio_key:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_key --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0069_pio_key_gen/
Info: 2017.11.23.17:08:20 Info: pio_key: Done RTL generation for module 'DE0_nano_system_pio_key'
Info: 2017.11.23.17:08:20 Info: pio_key: "DE0_nano_system" instantiated altera_avalon_pio "pio_key"
Info: 2017.11.23.17:08:20 Info: pio_leds: Starting RTL generation for module 'DE0_nano_system_pio_leds'
Info: 2017.11.23.17:08:20 Info: pio_leds:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_leds --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0070_pio_leds_gen/
Info: 2017.11.23.17:08:20 Info: pio_leds: Done RTL generation for module 'DE0_nano_system_pio_leds'
Info: 2017.11.23.17:08:20 Info: pio_leds: "DE0_nano_system" instantiated altera_avalon_pio "pio_leds"
Info: 2017.11.23.17:08:20 Info: pio_switch: Starting RTL generation for module 'DE0_nano_system_pio_switch'
Info: 2017.11.23.17:08:20 Info: pio_switch:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_nano_system_pio_switch --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0071_pio_switch_gen/
Info: 2017.11.23.17:08:21 Info: pio_switch: Done RTL generation for module 'DE0_nano_system_pio_switch'
Info: 2017.11.23.17:08:21 Info: pio_switch: "DE0_nano_system" instantiated altera_avalon_pio "pio_switch"
Info: 2017.11.23.17:08:21 Info: sdram: Starting RTL generation for module 'DE0_nano_system_sdram'
Info: 2017.11.23.17:08:21 Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_nano_system_sdram --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0072_sdram_gen/
Info: 2017.11.23.17:08:21 Info: sdram: Done RTL generation for module 'DE0_nano_system_sdram'
Info: 2017.11.23.17:08:21 Info: sdram: "DE0_nano_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: 2017.11.23.17:08:21 Info: sysid_qsys: "DE0_nano_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2017.11.23.17:08:21 Info: timer: Starting RTL generation for module 'DE0_nano_system_timer'
Info: 2017.11.23.17:08:21 Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_nano_system_timer --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0074_timer_gen/
Info: 2017.11.23.17:08:21 Info: timer: Done RTL generation for module 'DE0_nano_system_timer'
Info: 2017.11.23.17:08:21 Info: timer: "DE0_nano_system" instantiated altera_avalon_timer "timer"
Info: 2017.11.23.17:08:21 Info: xbee_uart: Starting RTL generation for module 'DE0_nano_system_xbee_uart'
Info: 2017.11.23.17:08:21 Info: xbee_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=DE0_nano_system_xbee_uart --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0075_xbee_uart_gen/
Info: 2017.11.23.17:08:22 Info: xbee_uart: Done RTL generation for module 'DE0_nano_system_xbee_uart'
Info: 2017.11.23.17:08:22 Info: xbee_uart: "DE0_nano_system" instantiated altera_avalon_uart "xbee_uart"
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:24 Info: mm_interconnect_0: "DE0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:26 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:27 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:27 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:27 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:27 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2017.11.23.17:08:28 Info: mm_interconnect_1: "DE0_nano_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2017.11.23.17:08:28 Info: irq_mapper: "DE0_nano_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2017.11.23.17:08:28 Info: irq_synchronizer: "DE0_nano_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: 2017.11.23.17:08:28 Info: rst_controller: "DE0_nano_system" instantiated altera_reset_controller "rst_controller"
Info: 2017.11.23.17:08:28 Info: cpu: Starting RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'
Info: 2017.11.23.17:08:28 Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_nano_system_nios2_cpu_cpu --dir=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/Richard/AppData/Local/Temp/alt7493_4151429055460735227.dir/0079_cpu_gen/
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*) Starting Nios II generation
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:29 (*)   Checking for plaintext license.
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Plaintext license not found.
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Checking for encrypted license (non-evaluation).
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   LM_LICENSE_FILE environment variable is empty
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Elaborating CPU configuration settings
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)   Creating all objects for CPU
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:30 (*)     Testbench
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)     Instruction decoding
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction fields
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:31 (*)       Instruction decodes
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Signals for RTL simulation waveforms
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)       Instruction controls
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline frontend
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:32 (*)     Pipeline backend
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:36 (*)   Generating RTL from CPU objects
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:38 (*)   Creating encrypted RTL
Info: 2017.11.23.17:08:39 Info: cpu: # 2017.11.23 17:08:39 (*) Done Nios II generation
Info: 2017.11.23.17:08:39 Info: cpu: Done RTL generation for module 'DE0_nano_system_nios2_cpu_cpu'
Info: 2017.11.23.17:08:39 Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: 2017.11.23.17:08:39 Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: 2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: 2017.11.23.17:08:39 Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: 2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: 2017.11.23.17:08:39 Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: 2017.11.23.17:08:39 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2017.11.23.17:08:39 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2017.11.23.17:08:39 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2017.11.23.17:08:39 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2017.11.23.17:08:39 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2017.11.23.17:08:39 Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.11.23.17:08:39 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2017.11.23.17:08:39 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.11.23.17:08:39 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.11.23.17:08:39 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2017.11.23.17:08:39 Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2017.11.23.17:08:39 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:39 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:40 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2017.11.23.17:08:40 Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: 2017.11.23.17:08:40 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2017.11.23.17:08:40 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2017.11.23.17:08:40 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2017.11.23.17:08:40 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:40 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2017.11.23.17:08:40 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2017.11.23.17:08:40 Info: Reusing file G:/PRE/DE0_nano/DE0_nano_system/synthesis/submodules
Info: 2017.11.23.17:08:40 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2017.11.23.17:08:40 Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: 2017.11.23.17:08:40 Info: DE0_nano_system: Done "DE0_nano_system" with 58 modules, 95 files
Info: 2017.11.23.17:08:41 Info: qsys-generate succeeded.
Info: 2017.11.23.17:08:41 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "DE0_nano_system.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 743 megabytes
    Info: Processing ended: Thu Nov 23 17:08:46 2017
    Info: Elapsed time: 00:02:33
    Info: Total CPU time (on all processors): 00:03:08


