<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>5.490</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>5.490</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>5.490</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>4.510</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>4.510</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>4.510</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>4.510</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>71</BRAM>
    <CLB>0</CLB>
    <DSP>16</DSP>
    <FF>24340</FF>
    <LATCH>0</LATCH>
    <LUT>23139</LUT>
    <SRL>747</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>432</BRAM>
    <CLB>0</CLB>
    <DSP>360</DSP>
    <FF>141120</FF>
    <LUT>70560</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="top_kernel" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="28">A_1_U A_m_axi_U C_1_37_U C_1_U C_2_U C_3_U C_m_axi_U control_s_axi_U grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878 grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025 grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893 grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119 row_buf_1_U row_buf_2_U row_buf_3_U row_buf_4_U row_buf_5_U row_buf_6_U row_buf_7_U row_buf_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U</SubModules>
    <Resources BRAM="71" DSP="16" FF="24340" LUT="23139" LUTRAM="192" LogicLUT="22200" RAMB18="9" RAMB36="31" SRL="747"/>
    <LocalResources FF="1933" LUT="43" LogicLUT="40" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="inst/A_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_1_RAM_AUTO_1R1W">
    <Resources BRAM="22" LUT="72" LogicLUT="72" RAMB36="11"/>
  </RtlModule>
  <RtlModule CELL="inst/A_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_A_m_axi">
    <Resources BRAM="1" FF="741" LUT="529" LogicLUT="466" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="inst/C_1_37_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_1_37_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/C_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_1_37_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/C_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_1_37_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/C_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_1_37_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/C_m_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_C_m_axi">
    <Resources FF="998" LUT="750" LogicLUT="591" SRL="159"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_control_s_axi">
    <Resources FF="181" LUT="161" LogicLUT="161"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="40" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_48_5_fu_878/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_48_5.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="50" LogicLUT="50"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6">
    <SubModules count="9">flow_control_loop_pipe_sequential_init_U sdiv_38ns_24s_38_42_1_U12 sdiv_38ns_24s_38_42_1_U13 sdiv_38ns_24s_38_42_1_U14 sdiv_38ns_24s_38_42_1_U15 sdiv_38ns_24s_38_42_1_U16 sdiv_38ns_24s_38_42_1_U17 sdiv_38ns_24s_38_42_1_U18 sdiv_38ns_24s_38_42_1_U19</SubModules>
    <Resources FF="18915" LUT="20207" LogicLUT="19685" SRL="522"/>
    <LocalResources FF="442" LUT="700" LogicLUT="690" SRL="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U12" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2364" LUT="2692" LogicLUT="2628" SRL="64"/>
    <LocalResources FF="87" LUT="1316" LogicLUT="1316"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U13" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U14" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U15" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U16" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U17" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U18" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_59_6_fu_1025/sdiv_38ns_24s_38_42_1_U19" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_59_6.v" ORIG_REF_NAME="top_kernel_sdiv_38ns_24s_38_42_1">
    <Resources FF="2301" LUT="2401" LogicLUT="2337" SRL="64"/>
    <LocalResources FF="62" LUT="1187" LogicLUT="1187"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_8">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1097" LUT="796" LogicLUT="796"/>
    <LocalResources FF="1095" LUT="272" LogicLUT="272"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_73_8_fu_893/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_8.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="524" LogicLUT="524"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10">
    <SubModules count="9">flow_control_loop_pipe_sequential_init_U mul_24s_24s_48_1_1_U242 mul_24s_24s_48_1_1_U243 mul_24s_24s_48_1_1_U244 mul_24s_24s_48_1_1_U245 mul_24s_24s_48_1_1_U246 mul_24s_24s_48_1_1_U247 mul_24s_24s_48_1_1_U248 mul_24s_24s_48_1_1_U249</SubModules>
    <Resources DSP="16" FF="243" LUT="289" LogicLUT="289"/>
    <LocalResources FF="241" LUT="10" LogicLUT="10"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U242" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U243" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U246" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U247" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U248" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U249" DEPTH="2" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" ORIG_REF_NAME="top_kernel_mul_24s_24s_48_1_1">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/row_buf_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_row_buf_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U" DEPTH="1" FILE_NAME="top_kernel.v" ORIG_REF_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W">
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="5.328" DATAPATH_LOGIC_DELAY="3.973" DATAPATH_NET_DELAY="1.355" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[0]/S" LOGIC_LEVELS="11" MAX_FANOUT="25" SLACK="4.510" STARTPOINT_PIN="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1187"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.328" DATAPATH_LOGIC_DELAY="3.973" DATAPATH_NET_DELAY="1.355" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[10]/S" LOGIC_LEVELS="11" MAX_FANOUT="25" SLACK="4.510" STARTPOINT_PIN="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1187"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.328" DATAPATH_LOGIC_DELAY="3.973" DATAPATH_NET_DELAY="1.355" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[11]/S" LOGIC_LEVELS="11" MAX_FANOUT="25" SLACK="4.510" STARTPOINT_PIN="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1187"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.328" DATAPATH_LOGIC_DELAY="3.973" DATAPATH_NET_DELAY="1.355" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[12]/S" LOGIC_LEVELS="11" MAX_FANOUT="25" SLACK="4.510" STARTPOINT_PIN="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1187"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="5.328" DATAPATH_LOGIC_DELAY="3.973" DATAPATH_NET_DELAY="1.355" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[13]/S" LOGIC_LEVELS="11" MAX_FANOUT="25" SLACK="4.510" STARTPOINT_PIN="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1/CLKARDCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_U/ram_reg_bram_1" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_RAM_T2P_BRAM_1R1W.v" LINE_NUMBER="45"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/tmp_product__0/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_6" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT5" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U244/select_ln85_11_reg_3274[23]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1565"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_11_reg_3274_reg[13]" PRIMITIVE_TYPE="REGISTER.SDR.FDSE" FILE_NAME="top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10.v" LINE_NUMBER="1187"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/top_kernel_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/top_kernel_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/top_kernel_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/top_kernel_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/top_kernel_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/top_kernel_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_kernel_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
