#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb  4 17:32:08 2020
# Process ID: 5134
# Current directory: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1
# Command line: vivado -log MatchEngineTopL3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MatchEngineTopL3_0.tcl
# Log file: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/MatchEngineTopL3_0.vds
# Journal file: /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/vivado.jou
#-----------------------------------------------------------
source MatchEngineTopL3_0.tcl -notrace
Command: synth_design -top MatchEngineTopL3_0 -part xcvu7p-flvb2104-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu7p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu7p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5434 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1783.531 ; gain = 0.004 ; free physical = 7411 ; free virtual = 144938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MatchEngineTopL3_0' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/synth/MatchEngineTopL3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'MatchEngineTopL1' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1.v:140]
INFO: [Synth 8-6157] synthesizing module 'MatchEngine_3_0_s' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:137]
INFO: [Synth 8-6157] synthesizing module 'MatchEngine_3_0_sbkb' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:43]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MatchEngine_3_0_sbkb_rom' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './MatchEngine_3_0_sbkb_rom.dat' is read successfully [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MatchEngine_3_0_sbkb_rom' (1#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MatchEngine_3_0_sbkb' (2#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_sbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'MatchEngineTopL1_cud' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1_cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter din3_WIDTH bound to: 30 - type: integer 
	Parameter din4_WIDTH bound to: 30 - type: integer 
	Parameter din5_WIDTH bound to: 30 - type: integer 
	Parameter din6_WIDTH bound to: 30 - type: integer 
	Parameter din7_WIDTH bound to: 30 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MatchEngineTopL1_cud' (3#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1_cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'MatchEngineTopL1_dEe' [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter din17_WIDTH bound to: 5 - type: integer 
	Parameter din18_WIDTH bound to: 5 - type: integer 
	Parameter din19_WIDTH bound to: 5 - type: integer 
	Parameter din20_WIDTH bound to: 5 - type: integer 
	Parameter din21_WIDTH bound to: 5 - type: integer 
	Parameter din22_WIDTH bound to: 5 - type: integer 
	Parameter din23_WIDTH bound to: 5 - type: integer 
	Parameter din24_WIDTH bound to: 5 - type: integer 
	Parameter din25_WIDTH bound to: 5 - type: integer 
	Parameter din26_WIDTH bound to: 5 - type: integer 
	Parameter din27_WIDTH bound to: 5 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter din29_WIDTH bound to: 5 - type: integer 
	Parameter din30_WIDTH bound to: 5 - type: integer 
	Parameter din31_WIDTH bound to: 5 - type: integer 
	Parameter din32_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MatchEngineTopL1_dEe' (4#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1_dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1107]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1123]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1143]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1145]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1147]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1161]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1163]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1167]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1195]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1197]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1205]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1229]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1231]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1233]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1235]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1237]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1239]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1245]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1249]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1253]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1261]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1263]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1281]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1309]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1311]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1317]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1319]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1321]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:1325]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'MatchEngine_3_0_s' (5#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngine_3_0_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'MatchEngineTopL1' (6#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/hdl/verilog/MatchEngineTopL1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'MatchEngineTopL3_0' (7#1) [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/synth/MatchEngineTopL3_0.v:58]
WARNING: [Synth 8-3331] design MatchEngineTopL1_dEe has unconnected port din32[5]
WARNING: [Synth 8-3331] design MatchEngine_3_0_sbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1783.543 ; gain = 0.016 ; free physical = 7424 ; free virtual = 144952
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.543 ; gain = 0.016 ; free physical = 7425 ; free virtual = 144952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1783.543 ; gain = 0.016 ; free physical = 7424 ; free virtual = 144951
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu7p-flvb2104-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/constraints/MatchEngineTopL1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/constraints/MatchEngineTopL1_ooc.xdc] for cell 'inst'
Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2450.637 ; gain = 0.996 ; free physical = 6603 ; free virtual = 144130
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 2450.637 ; gain = 667.109 ; free physical = 6659 ; free virtual = 144186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu7p-flvb2104-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 2450.637 ; gain = 667.109 ; free physical = 6659 ; free virtual = 144186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 2450.637 ; gain = 667.109 ; free physical = 6661 ; free virtual = 144188
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_17_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_6_fu_2248_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_2372_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1479_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1103_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1075_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1061_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1047_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_1019_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_17_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_6_fu_2248_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_7_fu_2372_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1479_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1103_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1075_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1061_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1047_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_1019_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "istub_V_fu_300" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "istub_V_fu_300" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 2450.637 ; gain = 667.109 ; free physical = 6652 ; free virtual = 144180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 62    
	   5 Input     30 Bit        Muxes := 2     
	   6 Input     30 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 63    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 131   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MatchEngine_3_0_sbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MatchEngineTopL1_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     30 Bit        Muxes := 7     
Module MatchEngineTopL1_dEe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 31    
Module MatchEngine_3_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 55    
	   5 Input     30 Bit        Muxes := 2     
	   6 Input     30 Bit        Muxes := 1     
	   7 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 130   
Module MatchEngineTopL1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4560 (col length:120)
BRAMs: 2880 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "tmp_7_fu_2372_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_6_fu_2248_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1103_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1479_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1075_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1061_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1047_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_1019_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_8_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_1089_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp8_fu_1103_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp1_fu_1479_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_1075_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp9_fu_1061_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_1019_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp5_fu_1033_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_1047_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_8_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_731_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[0]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[1]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[2]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[3]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[4]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[5]' (FDR) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[7]' (FDE) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_3_reg_2978_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_3_reg_2978_reg[0]' (FDE) to 'inst/grp_MatchEngine_3_0_s_fu_332/tmp_4_reg_2995_reg[0]'
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[9]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[8]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/tmp_20_cast_reg_3002_reg[6]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_40_fu_228_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_40_fu_228_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_40_fu_228_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_40_fu_228_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_40_fu_228_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_35_fu_232_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_35_fu_232_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_35_fu_232_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_35_fu_232_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_35_fu_232_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_29_fu_236_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_29_fu_236_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_29_fu_236_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_29_fu_236_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_29_fu_236_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_22_fu_240_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_22_fu_240_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_22_fu_240_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_22_fu_240_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_22_fu_240_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_8_fu_244_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_8_fu_244_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_8_fu_244_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_8_fu_244_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_8_fu_244_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_44_fu_248_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_44_fu_248_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_44_fu_248_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_44_fu_248_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_44_fu_248_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_45_fu_252_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_45_fu_252_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_45_fu_252_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_45_fu_252_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_45_fu_252_reg[14]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_fu_256_reg[25]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_fu_256_reg[17]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_fu_256_reg[16]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_fu_256_reg[15]) is unused and will be removed from module MatchEngineTopL1.
WARNING: [Synth 8-3332] Sequential element (grp_MatchEngine_3_0_s_fu_332/projbuffer_7_V_fu_256_reg[14]) is unused and will be removed from module MatchEngineTopL1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 2450.637 ; gain = 667.109 ; free physical = 6609 ; free virtual = 144139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|MatchEngine_3_0_sbkb_rom | p_0_out    | 256x1         | LUT            | 
|MatchEngine_3_0_s        | p_0_out    | 256x1         | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:19 . Memory (MB): peak = 2693.988 ; gain = 910.461 ; free physical = 6192 ; free virtual = 143724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:02:23 . Memory (MB): peak = 2816.613 ; gain = 1033.086 ; free physical = 6103 ; free virtual = 143635
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.621 ; gain = 1041.094 ; free physical = 6100 ; free virtual = 143633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6102 ; free virtual = 143634
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6102 ; free virtual = 143634
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6101 ; free virtual = 143634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6101 ; free virtual = 143634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6101 ; free virtual = 143634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6101 ; free virtual = 143634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     7|
|2     |LUT1   |    10|
|3     |LUT2   |    40|
|4     |LUT3   |    38|
|5     |LUT4   |    35|
|6     |LUT5   |    30|
|7     |LUT6   |   254|
|8     |MUXF7  |    62|
|9     |FDRE   |   376|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------+------+
|      |Instance                           |Module                   |Cells |
+------+-----------------------------------+-------------------------+------+
|1     |top                                |                         |   855|
|2     |  inst                             |MatchEngineTopL1         |   855|
|3     |    grp_MatchEngine_3_0_s_fu_332   |MatchEngine_3_0_s        |   845|
|4     |      table1_U                     |MatchEngine_3_0_sbkb     |     8|
|5     |        MatchEngine_3_0_sbkb_rom_U |MatchEngine_3_0_sbkb_rom |     8|
+------+-----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.625 ; gain = 1041.098 ; free physical = 6101 ; free virtual = 143634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:43 . Memory (MB): peak = 2824.625 ; gain = 374.004 ; free physical = 6129 ; free virtual = 143661
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:02:24 . Memory (MB): peak = 2824.629 ; gain = 1041.098 ; free physical = 6140 ; free virtual = 143672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 145 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:02:27 . Memory (MB): peak = 2876.273 ; gain = 1104.871 ; free physical = 6186 ; free virtual = 143718
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/MatchEngineTopL3_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.srcs/sources_1/ip/MatchEngineTopL3_0/MatchEngineTopL3_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/mnt/scratch/rz393/firmware-hls_1/IntegrationTests/PRMEMC_Test/PRMEMC_Test/PRMEMC_Test.runs/MatchEngineTopL3_0_synth_1/MatchEngineTopL3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MatchEngineTopL3_0_utilization_synth.rpt -pb MatchEngineTopL3_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2900.289 ; gain = 0.000 ; free physical = 6179 ; free virtual = 143713
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 17:35:11 2020...
