{"Source Block": ["oh/common/hdl/clock_divider.v@50:60@HdlStmAssign", "\t  default : divcfg_dec[7:0] = 8'b0000000;   // others\n\tendcase\n   \n   //Divide by two special case\n   assign div2_sel = divcfg[3:0]==4'b0111;\n   assign div1_sel = divcfg[3:0]==4'b1000;//TODO: may change\n    \n   always @ (posedge clkin or posedge reset)\n     if(reset)\n       counter[7:0] <= 8'b000001;\n     else      \n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@49:59", "          4'b0001 : divcfg_dec[7:0] = 8'b10000000;  // Divide by 128\n\t  default : divcfg_dec[7:0] = 8'b0000000;   // others\n\tendcase\n   \n   //Divide by two special case\n   assign div2_sel = divcfg[3:0]==4'b0111;\n   assign div1_sel = divcfg[3:0]==4'b1000;//TODO: may change\n    \n   always @ (posedge clkin or posedge reset)\n     if(reset)\n       counter[7:0] <= 8'b000001;\n"]], "Diff Content": {"Delete": [[55, "   assign div1_sel = divcfg[3:0]==4'b1000;//TODO: may change\n"]], "Add": [[55, "   assign div2_sel = divcfg[3:0]==4'b0110;\n"], [55, "   assign div1_sel = divcfg[3:0]==4'b0111;\n"]]}}