-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity simulation_top_KPN_1 is
port (
    lpcore_init_event_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    lpcore_init_event_stream_0_empty_n : IN STD_LOGIC;
    lpcore_init_event_stream_0_read : OUT STD_LOGIC;
    lpcore_init_event_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    lpcore_init_event_stream_1_empty_n : IN STD_LOGIC;
    lpcore_init_event_stream_1_read : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of simulation_top_KPN_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal event_router_top_U0_ap_start : STD_LOGIC;
    signal event_router_top_U0_ap_done : STD_LOGIC;
    signal event_router_top_U0_ap_continue : STD_LOGIC;
    signal event_router_top_U0_ap_idle : STD_LOGIC;
    signal event_router_top_U0_ap_ready : STD_LOGIC;
    signal event_router_top_U0_lpcore_output_event_stream_0_read : STD_LOGIC;
    signal event_router_top_U0_lpcore_output_event_stream_1_read : STD_LOGIC;
    signal event_router_top_U0_lpcore_cancellation_unit_output_stream_0_read : STD_LOGIC;
    signal event_router_top_U0_lpcore_cancellation_unit_output_stream_1_read : STD_LOGIC;
    signal event_router_top_U0_lpcore_enqueue_event_stream_0_din : STD_LOGIC_VECTOR (128 downto 0);
    signal event_router_top_U0_lpcore_enqueue_event_stream_0_write : STD_LOGIC;
    signal event_router_top_U0_lpcore_enqueue_event_stream_1_din : STD_LOGIC_VECTOR (128 downto 0);
    signal event_router_top_U0_lpcore_enqueue_event_stream_1_write : STD_LOGIC;
    signal event_router_top_U0_lpcore_anti_message_stream_0_din : STD_LOGIC_VECTOR (128 downto 0);
    signal event_router_top_U0_lpcore_anti_message_stream_0_write : STD_LOGIC;
    signal event_router_top_U0_lpcore_anti_message_stream_1_din : STD_LOGIC_VECTOR (128 downto 0);
    signal event_router_top_U0_lpcore_anti_message_stream_1_write : STD_LOGIC;
    signal gvt_tracker_top_U0_ap_start : STD_LOGIC;
    signal gvt_tracker_top_U0_ap_done : STD_LOGIC;
    signal gvt_tracker_top_U0_ap_continue : STD_LOGIC;
    signal gvt_tracker_top_U0_ap_idle : STD_LOGIC;
    signal gvt_tracker_top_U0_ap_ready : STD_LOGIC;
    signal gvt_tracker_top_U0_lpcore_lvt_stream_0_read : STD_LOGIC;
    signal gvt_tracker_top_U0_lpcore_lvt_stream_1_read : STD_LOGIC;
    signal gvt_tracker_top_U0_gvt_stream8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal gvt_tracker_top_U0_gvt_stream8_write : STD_LOGIC;
    signal commit_control_top_U0_ap_start : STD_LOGIC;
    signal commit_control_top_U0_ap_done : STD_LOGIC;
    signal commit_control_top_U0_ap_continue : STD_LOGIC;
    signal commit_control_top_U0_ap_idle : STD_LOGIC;
    signal commit_control_top_U0_ap_ready : STD_LOGIC;
    signal commit_control_top_U0_gvt_stream8_read : STD_LOGIC;
    signal commit_control_top_U0_lpcore_event_queue_full_stream_0_read : STD_LOGIC;
    signal commit_control_top_U0_lpcore_event_queue_full_stream_1_read : STD_LOGIC;
    signal commit_control_top_U0_lpcore_commit_time_stream_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal commit_control_top_U0_lpcore_commit_time_stream_0_write : STD_LOGIC;
    signal commit_control_top_U0_lpcore_commit_time_stream_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal commit_control_top_U0_lpcore_commit_time_stream_1_write : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_init_event_stream_0_read : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_write : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_anti_message_stream_0_read : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_enqueue_event_stream_0_read : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_lvt_stream_0_din : STD_LOGIC_VECTOR (47 downto 0);
    signal lpcore_kernel_0_U0_lpcore_lvt_stream_0_write : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_output_event_stream_0_din : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_kernel_0_U0_lpcore_output_event_stream_0_write : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_din : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_write : STD_LOGIC;
    signal lpcore_kernel_0_U0_lpcore_commit_time_stream_0_read : STD_LOGIC;
    signal lpcore_kernel_0_U0_ap_ready : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_init_event_stream_1_read : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_din : STD_LOGIC_VECTOR (0 downto 0);
    signal lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_write : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_anti_message_stream_1_read : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_enqueue_event_stream_1_read : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_lvt_stream_1_din : STD_LOGIC_VECTOR (47 downto 0);
    signal lpcore_kernel_1_U0_lpcore_lvt_stream_1_write : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_output_event_stream_1_din : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_kernel_1_U0_lpcore_output_event_stream_1_write : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_din : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_write : STD_LOGIC;
    signal lpcore_kernel_1_U0_lpcore_commit_time_stream_1_read : STD_LOGIC;
    signal lpcore_kernel_1_U0_ap_ready : STD_LOGIC;
    signal lpcore_output_event_stream_0_full_n : STD_LOGIC;
    signal lpcore_output_event_stream_0_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_output_event_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_output_event_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_output_event_stream_0_empty_n : STD_LOGIC;
    signal lpcore_output_event_stream_1_full_n : STD_LOGIC;
    signal lpcore_output_event_stream_1_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_output_event_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_output_event_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_output_event_stream_1_empty_n : STD_LOGIC;
    signal lpcore_cancellation_unit_output_stream_0_full_n : STD_LOGIC;
    signal lpcore_cancellation_unit_output_stream_0_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_cancellation_unit_output_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_cancellation_unit_output_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_cancellation_unit_output_stream_0_empty_n : STD_LOGIC;
    signal lpcore_cancellation_unit_output_stream_1_full_n : STD_LOGIC;
    signal lpcore_cancellation_unit_output_stream_1_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_cancellation_unit_output_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_cancellation_unit_output_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_cancellation_unit_output_stream_1_empty_n : STD_LOGIC;
    signal lpcore_enqueue_event_stream_0_full_n : STD_LOGIC;
    signal lpcore_enqueue_event_stream_0_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_enqueue_event_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_enqueue_event_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_enqueue_event_stream_0_empty_n : STD_LOGIC;
    signal lpcore_enqueue_event_stream_1_full_n : STD_LOGIC;
    signal lpcore_enqueue_event_stream_1_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_enqueue_event_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_enqueue_event_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_enqueue_event_stream_1_empty_n : STD_LOGIC;
    signal lpcore_anti_message_stream_0_full_n : STD_LOGIC;
    signal lpcore_anti_message_stream_0_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_anti_message_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_anti_message_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_anti_message_stream_0_empty_n : STD_LOGIC;
    signal lpcore_anti_message_stream_1_full_n : STD_LOGIC;
    signal lpcore_anti_message_stream_1_dout : STD_LOGIC_VECTOR (128 downto 0);
    signal lpcore_anti_message_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_anti_message_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_anti_message_stream_1_empty_n : STD_LOGIC;
    signal lpcore_lvt_stream_0_full_n : STD_LOGIC;
    signal lpcore_lvt_stream_0_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal lpcore_lvt_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_lvt_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_lvt_stream_0_empty_n : STD_LOGIC;
    signal lpcore_lvt_stream_1_full_n : STD_LOGIC;
    signal lpcore_lvt_stream_1_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal lpcore_lvt_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_lvt_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_lvt_stream_1_empty_n : STD_LOGIC;
    signal gvt_stream_full_n : STD_LOGIC;
    signal gvt_stream_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal gvt_stream_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal gvt_stream_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal gvt_stream_empty_n : STD_LOGIC;
    signal lpcore_event_queue_full_stream_0_full_n : STD_LOGIC;
    signal lpcore_event_queue_full_stream_0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal lpcore_event_queue_full_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_event_queue_full_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_event_queue_full_stream_0_empty_n : STD_LOGIC;
    signal lpcore_event_queue_full_stream_1_full_n : STD_LOGIC;
    signal lpcore_event_queue_full_stream_1_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal lpcore_event_queue_full_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_event_queue_full_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_event_queue_full_stream_1_empty_n : STD_LOGIC;
    signal lpcore_commit_time_stream_0_full_n : STD_LOGIC;
    signal lpcore_commit_time_stream_0_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal lpcore_commit_time_stream_0_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_commit_time_stream_0_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_commit_time_stream_0_empty_n : STD_LOGIC;
    signal lpcore_commit_time_stream_1_full_n : STD_LOGIC;
    signal lpcore_commit_time_stream_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal lpcore_commit_time_stream_1_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_commit_time_stream_1_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal lpcore_commit_time_stream_1_empty_n : STD_LOGIC;

    component simulation_top_event_router_top IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lpcore_output_event_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_output_event_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_output_event_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_output_event_stream_0_empty_n : IN STD_LOGIC;
        lpcore_output_event_stream_0_read : OUT STD_LOGIC;
        lpcore_output_event_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_output_event_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_output_event_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_output_event_stream_1_empty_n : IN STD_LOGIC;
        lpcore_output_event_stream_1_read : OUT STD_LOGIC;
        lpcore_cancellation_unit_output_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_cancellation_unit_output_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_cancellation_unit_output_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_cancellation_unit_output_stream_0_empty_n : IN STD_LOGIC;
        lpcore_cancellation_unit_output_stream_0_read : OUT STD_LOGIC;
        lpcore_cancellation_unit_output_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_cancellation_unit_output_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_cancellation_unit_output_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_cancellation_unit_output_stream_1_empty_n : IN STD_LOGIC;
        lpcore_cancellation_unit_output_stream_1_read : OUT STD_LOGIC;
        lpcore_enqueue_event_stream_0_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_enqueue_event_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_enqueue_event_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_enqueue_event_stream_0_full_n : IN STD_LOGIC;
        lpcore_enqueue_event_stream_0_write : OUT STD_LOGIC;
        lpcore_enqueue_event_stream_1_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_enqueue_event_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_enqueue_event_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_enqueue_event_stream_1_full_n : IN STD_LOGIC;
        lpcore_enqueue_event_stream_1_write : OUT STD_LOGIC;
        lpcore_anti_message_stream_0_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_anti_message_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_anti_message_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_anti_message_stream_0_full_n : IN STD_LOGIC;
        lpcore_anti_message_stream_0_write : OUT STD_LOGIC;
        lpcore_anti_message_stream_1_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_anti_message_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_anti_message_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_anti_message_stream_1_full_n : IN STD_LOGIC;
        lpcore_anti_message_stream_1_write : OUT STD_LOGIC );
    end component;


    component simulation_top_gvt_tracker_top IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lpcore_lvt_stream_0_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        lpcore_lvt_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_lvt_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_lvt_stream_0_empty_n : IN STD_LOGIC;
        lpcore_lvt_stream_0_read : OUT STD_LOGIC;
        lpcore_lvt_stream_1_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        lpcore_lvt_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_lvt_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_lvt_stream_1_empty_n : IN STD_LOGIC;
        lpcore_lvt_stream_1_read : OUT STD_LOGIC;
        gvt_stream8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        gvt_stream8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gvt_stream8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gvt_stream8_full_n : IN STD_LOGIC;
        gvt_stream8_write : OUT STD_LOGIC );
    end component;


    component simulation_top_commit_control_top IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gvt_stream8_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        gvt_stream8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        gvt_stream8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        gvt_stream8_empty_n : IN STD_LOGIC;
        gvt_stream8_read : OUT STD_LOGIC;
        lpcore_event_queue_full_stream_0_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        lpcore_event_queue_full_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_event_queue_full_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_event_queue_full_stream_0_empty_n : IN STD_LOGIC;
        lpcore_event_queue_full_stream_0_read : OUT STD_LOGIC;
        lpcore_event_queue_full_stream_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        lpcore_event_queue_full_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_event_queue_full_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_event_queue_full_stream_1_empty_n : IN STD_LOGIC;
        lpcore_event_queue_full_stream_1_read : OUT STD_LOGIC;
        lpcore_commit_time_stream_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        lpcore_commit_time_stream_0_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_commit_time_stream_0_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_commit_time_stream_0_full_n : IN STD_LOGIC;
        lpcore_commit_time_stream_0_write : OUT STD_LOGIC;
        lpcore_commit_time_stream_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        lpcore_commit_time_stream_1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_commit_time_stream_1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        lpcore_commit_time_stream_1_full_n : IN STD_LOGIC;
        lpcore_commit_time_stream_1_write : OUT STD_LOGIC );
    end component;


    component simulation_top_lpcore_kernel_0_s IS
    port (
        lpcore_init_event_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_init_event_stream_0_empty_n : IN STD_LOGIC;
        lpcore_init_event_stream_0_read : OUT STD_LOGIC;
        lpcore_event_queue_full_stream_0_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        lpcore_event_queue_full_stream_0_full_n : IN STD_LOGIC;
        lpcore_event_queue_full_stream_0_write : OUT STD_LOGIC;
        lpcore_anti_message_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_anti_message_stream_0_empty_n : IN STD_LOGIC;
        lpcore_anti_message_stream_0_read : OUT STD_LOGIC;
        lpcore_enqueue_event_stream_0_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_enqueue_event_stream_0_empty_n : IN STD_LOGIC;
        lpcore_enqueue_event_stream_0_read : OUT STD_LOGIC;
        lpcore_lvt_stream_0_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        lpcore_lvt_stream_0_full_n : IN STD_LOGIC;
        lpcore_lvt_stream_0_write : OUT STD_LOGIC;
        lpcore_output_event_stream_0_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_output_event_stream_0_full_n : IN STD_LOGIC;
        lpcore_output_event_stream_0_write : OUT STD_LOGIC;
        lpcore_cancellation_unit_output_stream_0_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_cancellation_unit_output_stream_0_full_n : IN STD_LOGIC;
        lpcore_cancellation_unit_output_stream_0_write : OUT STD_LOGIC;
        lpcore_commit_time_stream_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        lpcore_commit_time_stream_0_empty_n : IN STD_LOGIC;
        lpcore_commit_time_stream_0_read : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC );
    end component;


    component simulation_top_lpcore_kernel_1_s IS
    port (
        lpcore_init_event_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_init_event_stream_1_empty_n : IN STD_LOGIC;
        lpcore_init_event_stream_1_read : OUT STD_LOGIC;
        lpcore_event_queue_full_stream_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        lpcore_event_queue_full_stream_1_full_n : IN STD_LOGIC;
        lpcore_event_queue_full_stream_1_write : OUT STD_LOGIC;
        lpcore_anti_message_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_anti_message_stream_1_empty_n : IN STD_LOGIC;
        lpcore_anti_message_stream_1_read : OUT STD_LOGIC;
        lpcore_enqueue_event_stream_1_dout : IN STD_LOGIC_VECTOR (128 downto 0);
        lpcore_enqueue_event_stream_1_empty_n : IN STD_LOGIC;
        lpcore_enqueue_event_stream_1_read : OUT STD_LOGIC;
        lpcore_lvt_stream_1_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        lpcore_lvt_stream_1_full_n : IN STD_LOGIC;
        lpcore_lvt_stream_1_write : OUT STD_LOGIC;
        lpcore_output_event_stream_1_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_output_event_stream_1_full_n : IN STD_LOGIC;
        lpcore_output_event_stream_1_write : OUT STD_LOGIC;
        lpcore_cancellation_unit_output_stream_1_din : OUT STD_LOGIC_VECTOR (128 downto 0);
        lpcore_cancellation_unit_output_stream_1_full_n : IN STD_LOGIC;
        lpcore_cancellation_unit_output_stream_1_write : OUT STD_LOGIC;
        lpcore_commit_time_stream_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        lpcore_commit_time_stream_1_empty_n : IN STD_LOGIC;
        lpcore_commit_time_stream_1_read : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC );
    end component;


    component simulation_top_fifo_w129_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (128 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (128 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component simulation_top_fifo_w48_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component simulation_top_fifo_w32_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component simulation_top_fifo_w1_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    event_router_top_U0 : component simulation_top_event_router_top
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => event_router_top_U0_ap_start,
        ap_done => event_router_top_U0_ap_done,
        ap_continue => event_router_top_U0_ap_continue,
        ap_idle => event_router_top_U0_ap_idle,
        ap_ready => event_router_top_U0_ap_ready,
        lpcore_output_event_stream_0_dout => lpcore_output_event_stream_0_dout,
        lpcore_output_event_stream_0_num_data_valid => lpcore_output_event_stream_0_num_data_valid,
        lpcore_output_event_stream_0_fifo_cap => lpcore_output_event_stream_0_fifo_cap,
        lpcore_output_event_stream_0_empty_n => lpcore_output_event_stream_0_empty_n,
        lpcore_output_event_stream_0_read => event_router_top_U0_lpcore_output_event_stream_0_read,
        lpcore_output_event_stream_1_dout => lpcore_output_event_stream_1_dout,
        lpcore_output_event_stream_1_num_data_valid => lpcore_output_event_stream_1_num_data_valid,
        lpcore_output_event_stream_1_fifo_cap => lpcore_output_event_stream_1_fifo_cap,
        lpcore_output_event_stream_1_empty_n => lpcore_output_event_stream_1_empty_n,
        lpcore_output_event_stream_1_read => event_router_top_U0_lpcore_output_event_stream_1_read,
        lpcore_cancellation_unit_output_stream_0_dout => lpcore_cancellation_unit_output_stream_0_dout,
        lpcore_cancellation_unit_output_stream_0_num_data_valid => lpcore_cancellation_unit_output_stream_0_num_data_valid,
        lpcore_cancellation_unit_output_stream_0_fifo_cap => lpcore_cancellation_unit_output_stream_0_fifo_cap,
        lpcore_cancellation_unit_output_stream_0_empty_n => lpcore_cancellation_unit_output_stream_0_empty_n,
        lpcore_cancellation_unit_output_stream_0_read => event_router_top_U0_lpcore_cancellation_unit_output_stream_0_read,
        lpcore_cancellation_unit_output_stream_1_dout => lpcore_cancellation_unit_output_stream_1_dout,
        lpcore_cancellation_unit_output_stream_1_num_data_valid => lpcore_cancellation_unit_output_stream_1_num_data_valid,
        lpcore_cancellation_unit_output_stream_1_fifo_cap => lpcore_cancellation_unit_output_stream_1_fifo_cap,
        lpcore_cancellation_unit_output_stream_1_empty_n => lpcore_cancellation_unit_output_stream_1_empty_n,
        lpcore_cancellation_unit_output_stream_1_read => event_router_top_U0_lpcore_cancellation_unit_output_stream_1_read,
        lpcore_enqueue_event_stream_0_din => event_router_top_U0_lpcore_enqueue_event_stream_0_din,
        lpcore_enqueue_event_stream_0_num_data_valid => lpcore_enqueue_event_stream_0_num_data_valid,
        lpcore_enqueue_event_stream_0_fifo_cap => lpcore_enqueue_event_stream_0_fifo_cap,
        lpcore_enqueue_event_stream_0_full_n => lpcore_enqueue_event_stream_0_full_n,
        lpcore_enqueue_event_stream_0_write => event_router_top_U0_lpcore_enqueue_event_stream_0_write,
        lpcore_enqueue_event_stream_1_din => event_router_top_U0_lpcore_enqueue_event_stream_1_din,
        lpcore_enqueue_event_stream_1_num_data_valid => lpcore_enqueue_event_stream_1_num_data_valid,
        lpcore_enqueue_event_stream_1_fifo_cap => lpcore_enqueue_event_stream_1_fifo_cap,
        lpcore_enqueue_event_stream_1_full_n => lpcore_enqueue_event_stream_1_full_n,
        lpcore_enqueue_event_stream_1_write => event_router_top_U0_lpcore_enqueue_event_stream_1_write,
        lpcore_anti_message_stream_0_din => event_router_top_U0_lpcore_anti_message_stream_0_din,
        lpcore_anti_message_stream_0_num_data_valid => lpcore_anti_message_stream_0_num_data_valid,
        lpcore_anti_message_stream_0_fifo_cap => lpcore_anti_message_stream_0_fifo_cap,
        lpcore_anti_message_stream_0_full_n => lpcore_anti_message_stream_0_full_n,
        lpcore_anti_message_stream_0_write => event_router_top_U0_lpcore_anti_message_stream_0_write,
        lpcore_anti_message_stream_1_din => event_router_top_U0_lpcore_anti_message_stream_1_din,
        lpcore_anti_message_stream_1_num_data_valid => lpcore_anti_message_stream_1_num_data_valid,
        lpcore_anti_message_stream_1_fifo_cap => lpcore_anti_message_stream_1_fifo_cap,
        lpcore_anti_message_stream_1_full_n => lpcore_anti_message_stream_1_full_n,
        lpcore_anti_message_stream_1_write => event_router_top_U0_lpcore_anti_message_stream_1_write);

    gvt_tracker_top_U0 : component simulation_top_gvt_tracker_top
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => gvt_tracker_top_U0_ap_start,
        ap_done => gvt_tracker_top_U0_ap_done,
        ap_continue => gvt_tracker_top_U0_ap_continue,
        ap_idle => gvt_tracker_top_U0_ap_idle,
        ap_ready => gvt_tracker_top_U0_ap_ready,
        lpcore_lvt_stream_0_dout => lpcore_lvt_stream_0_dout,
        lpcore_lvt_stream_0_num_data_valid => lpcore_lvt_stream_0_num_data_valid,
        lpcore_lvt_stream_0_fifo_cap => lpcore_lvt_stream_0_fifo_cap,
        lpcore_lvt_stream_0_empty_n => lpcore_lvt_stream_0_empty_n,
        lpcore_lvt_stream_0_read => gvt_tracker_top_U0_lpcore_lvt_stream_0_read,
        lpcore_lvt_stream_1_dout => lpcore_lvt_stream_1_dout,
        lpcore_lvt_stream_1_num_data_valid => lpcore_lvt_stream_1_num_data_valid,
        lpcore_lvt_stream_1_fifo_cap => lpcore_lvt_stream_1_fifo_cap,
        lpcore_lvt_stream_1_empty_n => lpcore_lvt_stream_1_empty_n,
        lpcore_lvt_stream_1_read => gvt_tracker_top_U0_lpcore_lvt_stream_1_read,
        gvt_stream8_din => gvt_tracker_top_U0_gvt_stream8_din,
        gvt_stream8_num_data_valid => gvt_stream_num_data_valid,
        gvt_stream8_fifo_cap => gvt_stream_fifo_cap,
        gvt_stream8_full_n => gvt_stream_full_n,
        gvt_stream8_write => gvt_tracker_top_U0_gvt_stream8_write);

    commit_control_top_U0 : component simulation_top_commit_control_top
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => commit_control_top_U0_ap_start,
        ap_done => commit_control_top_U0_ap_done,
        ap_continue => commit_control_top_U0_ap_continue,
        ap_idle => commit_control_top_U0_ap_idle,
        ap_ready => commit_control_top_U0_ap_ready,
        gvt_stream8_dout => gvt_stream_dout,
        gvt_stream8_num_data_valid => gvt_stream_num_data_valid,
        gvt_stream8_fifo_cap => gvt_stream_fifo_cap,
        gvt_stream8_empty_n => gvt_stream_empty_n,
        gvt_stream8_read => commit_control_top_U0_gvt_stream8_read,
        lpcore_event_queue_full_stream_0_dout => lpcore_event_queue_full_stream_0_dout,
        lpcore_event_queue_full_stream_0_num_data_valid => lpcore_event_queue_full_stream_0_num_data_valid,
        lpcore_event_queue_full_stream_0_fifo_cap => lpcore_event_queue_full_stream_0_fifo_cap,
        lpcore_event_queue_full_stream_0_empty_n => lpcore_event_queue_full_stream_0_empty_n,
        lpcore_event_queue_full_stream_0_read => commit_control_top_U0_lpcore_event_queue_full_stream_0_read,
        lpcore_event_queue_full_stream_1_dout => lpcore_event_queue_full_stream_1_dout,
        lpcore_event_queue_full_stream_1_num_data_valid => lpcore_event_queue_full_stream_1_num_data_valid,
        lpcore_event_queue_full_stream_1_fifo_cap => lpcore_event_queue_full_stream_1_fifo_cap,
        lpcore_event_queue_full_stream_1_empty_n => lpcore_event_queue_full_stream_1_empty_n,
        lpcore_event_queue_full_stream_1_read => commit_control_top_U0_lpcore_event_queue_full_stream_1_read,
        lpcore_commit_time_stream_0_din => commit_control_top_U0_lpcore_commit_time_stream_0_din,
        lpcore_commit_time_stream_0_num_data_valid => lpcore_commit_time_stream_0_num_data_valid,
        lpcore_commit_time_stream_0_fifo_cap => lpcore_commit_time_stream_0_fifo_cap,
        lpcore_commit_time_stream_0_full_n => lpcore_commit_time_stream_0_full_n,
        lpcore_commit_time_stream_0_write => commit_control_top_U0_lpcore_commit_time_stream_0_write,
        lpcore_commit_time_stream_1_din => commit_control_top_U0_lpcore_commit_time_stream_1_din,
        lpcore_commit_time_stream_1_num_data_valid => lpcore_commit_time_stream_1_num_data_valid,
        lpcore_commit_time_stream_1_fifo_cap => lpcore_commit_time_stream_1_fifo_cap,
        lpcore_commit_time_stream_1_full_n => lpcore_commit_time_stream_1_full_n,
        lpcore_commit_time_stream_1_write => commit_control_top_U0_lpcore_commit_time_stream_1_write);

    lpcore_kernel_0_U0 : component simulation_top_lpcore_kernel_0_s
    port map (
        lpcore_init_event_stream_0_dout => lpcore_init_event_stream_0_dout,
        lpcore_init_event_stream_0_empty_n => lpcore_init_event_stream_0_empty_n,
        lpcore_init_event_stream_0_read => lpcore_kernel_0_U0_lpcore_init_event_stream_0_read,
        lpcore_event_queue_full_stream_0_din => lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_din,
        lpcore_event_queue_full_stream_0_full_n => lpcore_event_queue_full_stream_0_full_n,
        lpcore_event_queue_full_stream_0_write => lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_write,
        lpcore_anti_message_stream_0_dout => lpcore_anti_message_stream_0_dout,
        lpcore_anti_message_stream_0_empty_n => lpcore_anti_message_stream_0_empty_n,
        lpcore_anti_message_stream_0_read => lpcore_kernel_0_U0_lpcore_anti_message_stream_0_read,
        lpcore_enqueue_event_stream_0_dout => lpcore_enqueue_event_stream_0_dout,
        lpcore_enqueue_event_stream_0_empty_n => lpcore_enqueue_event_stream_0_empty_n,
        lpcore_enqueue_event_stream_0_read => lpcore_kernel_0_U0_lpcore_enqueue_event_stream_0_read,
        lpcore_lvt_stream_0_din => lpcore_kernel_0_U0_lpcore_lvt_stream_0_din,
        lpcore_lvt_stream_0_full_n => lpcore_lvt_stream_0_full_n,
        lpcore_lvt_stream_0_write => lpcore_kernel_0_U0_lpcore_lvt_stream_0_write,
        lpcore_output_event_stream_0_din => lpcore_kernel_0_U0_lpcore_output_event_stream_0_din,
        lpcore_output_event_stream_0_full_n => lpcore_output_event_stream_0_full_n,
        lpcore_output_event_stream_0_write => lpcore_kernel_0_U0_lpcore_output_event_stream_0_write,
        lpcore_cancellation_unit_output_stream_0_din => lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_din,
        lpcore_cancellation_unit_output_stream_0_full_n => lpcore_cancellation_unit_output_stream_0_full_n,
        lpcore_cancellation_unit_output_stream_0_write => lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_write,
        lpcore_commit_time_stream_0_dout => lpcore_commit_time_stream_0_dout,
        lpcore_commit_time_stream_0_empty_n => lpcore_commit_time_stream_0_empty_n,
        lpcore_commit_time_stream_0_read => lpcore_kernel_0_U0_lpcore_commit_time_stream_0_read,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ready => lpcore_kernel_0_U0_ap_ready);

    lpcore_kernel_1_U0 : component simulation_top_lpcore_kernel_1_s
    port map (
        lpcore_init_event_stream_1_dout => lpcore_init_event_stream_1_dout,
        lpcore_init_event_stream_1_empty_n => lpcore_init_event_stream_1_empty_n,
        lpcore_init_event_stream_1_read => lpcore_kernel_1_U0_lpcore_init_event_stream_1_read,
        lpcore_event_queue_full_stream_1_din => lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_din,
        lpcore_event_queue_full_stream_1_full_n => lpcore_event_queue_full_stream_1_full_n,
        lpcore_event_queue_full_stream_1_write => lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_write,
        lpcore_anti_message_stream_1_dout => lpcore_anti_message_stream_1_dout,
        lpcore_anti_message_stream_1_empty_n => lpcore_anti_message_stream_1_empty_n,
        lpcore_anti_message_stream_1_read => lpcore_kernel_1_U0_lpcore_anti_message_stream_1_read,
        lpcore_enqueue_event_stream_1_dout => lpcore_enqueue_event_stream_1_dout,
        lpcore_enqueue_event_stream_1_empty_n => lpcore_enqueue_event_stream_1_empty_n,
        lpcore_enqueue_event_stream_1_read => lpcore_kernel_1_U0_lpcore_enqueue_event_stream_1_read,
        lpcore_lvt_stream_1_din => lpcore_kernel_1_U0_lpcore_lvt_stream_1_din,
        lpcore_lvt_stream_1_full_n => lpcore_lvt_stream_1_full_n,
        lpcore_lvt_stream_1_write => lpcore_kernel_1_U0_lpcore_lvt_stream_1_write,
        lpcore_output_event_stream_1_din => lpcore_kernel_1_U0_lpcore_output_event_stream_1_din,
        lpcore_output_event_stream_1_full_n => lpcore_output_event_stream_1_full_n,
        lpcore_output_event_stream_1_write => lpcore_kernel_1_U0_lpcore_output_event_stream_1_write,
        lpcore_cancellation_unit_output_stream_1_din => lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_din,
        lpcore_cancellation_unit_output_stream_1_full_n => lpcore_cancellation_unit_output_stream_1_full_n,
        lpcore_cancellation_unit_output_stream_1_write => lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_write,
        lpcore_commit_time_stream_1_dout => lpcore_commit_time_stream_1_dout,
        lpcore_commit_time_stream_1_empty_n => lpcore_commit_time_stream_1_empty_n,
        lpcore_commit_time_stream_1_read => lpcore_kernel_1_U0_lpcore_commit_time_stream_1_read,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ready => lpcore_kernel_1_U0_ap_ready);

    lpcore_output_event_stream_0_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_0_U0_lpcore_output_event_stream_0_din,
        if_full_n => lpcore_output_event_stream_0_full_n,
        if_write => lpcore_kernel_0_U0_lpcore_output_event_stream_0_write,
        if_dout => lpcore_output_event_stream_0_dout,
        if_num_data_valid => lpcore_output_event_stream_0_num_data_valid,
        if_fifo_cap => lpcore_output_event_stream_0_fifo_cap,
        if_empty_n => lpcore_output_event_stream_0_empty_n,
        if_read => event_router_top_U0_lpcore_output_event_stream_0_read);

    lpcore_output_event_stream_1_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_1_U0_lpcore_output_event_stream_1_din,
        if_full_n => lpcore_output_event_stream_1_full_n,
        if_write => lpcore_kernel_1_U0_lpcore_output_event_stream_1_write,
        if_dout => lpcore_output_event_stream_1_dout,
        if_num_data_valid => lpcore_output_event_stream_1_num_data_valid,
        if_fifo_cap => lpcore_output_event_stream_1_fifo_cap,
        if_empty_n => lpcore_output_event_stream_1_empty_n,
        if_read => event_router_top_U0_lpcore_output_event_stream_1_read);

    lpcore_cancellation_unit_output_stream_0_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_din,
        if_full_n => lpcore_cancellation_unit_output_stream_0_full_n,
        if_write => lpcore_kernel_0_U0_lpcore_cancellation_unit_output_stream_0_write,
        if_dout => lpcore_cancellation_unit_output_stream_0_dout,
        if_num_data_valid => lpcore_cancellation_unit_output_stream_0_num_data_valid,
        if_fifo_cap => lpcore_cancellation_unit_output_stream_0_fifo_cap,
        if_empty_n => lpcore_cancellation_unit_output_stream_0_empty_n,
        if_read => event_router_top_U0_lpcore_cancellation_unit_output_stream_0_read);

    lpcore_cancellation_unit_output_stream_1_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_din,
        if_full_n => lpcore_cancellation_unit_output_stream_1_full_n,
        if_write => lpcore_kernel_1_U0_lpcore_cancellation_unit_output_stream_1_write,
        if_dout => lpcore_cancellation_unit_output_stream_1_dout,
        if_num_data_valid => lpcore_cancellation_unit_output_stream_1_num_data_valid,
        if_fifo_cap => lpcore_cancellation_unit_output_stream_1_fifo_cap,
        if_empty_n => lpcore_cancellation_unit_output_stream_1_empty_n,
        if_read => event_router_top_U0_lpcore_cancellation_unit_output_stream_1_read);

    lpcore_enqueue_event_stream_0_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => event_router_top_U0_lpcore_enqueue_event_stream_0_din,
        if_full_n => lpcore_enqueue_event_stream_0_full_n,
        if_write => event_router_top_U0_lpcore_enqueue_event_stream_0_write,
        if_dout => lpcore_enqueue_event_stream_0_dout,
        if_num_data_valid => lpcore_enqueue_event_stream_0_num_data_valid,
        if_fifo_cap => lpcore_enqueue_event_stream_0_fifo_cap,
        if_empty_n => lpcore_enqueue_event_stream_0_empty_n,
        if_read => lpcore_kernel_0_U0_lpcore_enqueue_event_stream_0_read);

    lpcore_enqueue_event_stream_1_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => event_router_top_U0_lpcore_enqueue_event_stream_1_din,
        if_full_n => lpcore_enqueue_event_stream_1_full_n,
        if_write => event_router_top_U0_lpcore_enqueue_event_stream_1_write,
        if_dout => lpcore_enqueue_event_stream_1_dout,
        if_num_data_valid => lpcore_enqueue_event_stream_1_num_data_valid,
        if_fifo_cap => lpcore_enqueue_event_stream_1_fifo_cap,
        if_empty_n => lpcore_enqueue_event_stream_1_empty_n,
        if_read => lpcore_kernel_1_U0_lpcore_enqueue_event_stream_1_read);

    lpcore_anti_message_stream_0_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => event_router_top_U0_lpcore_anti_message_stream_0_din,
        if_full_n => lpcore_anti_message_stream_0_full_n,
        if_write => event_router_top_U0_lpcore_anti_message_stream_0_write,
        if_dout => lpcore_anti_message_stream_0_dout,
        if_num_data_valid => lpcore_anti_message_stream_0_num_data_valid,
        if_fifo_cap => lpcore_anti_message_stream_0_fifo_cap,
        if_empty_n => lpcore_anti_message_stream_0_empty_n,
        if_read => lpcore_kernel_0_U0_lpcore_anti_message_stream_0_read);

    lpcore_anti_message_stream_1_U : component simulation_top_fifo_w129_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => event_router_top_U0_lpcore_anti_message_stream_1_din,
        if_full_n => lpcore_anti_message_stream_1_full_n,
        if_write => event_router_top_U0_lpcore_anti_message_stream_1_write,
        if_dout => lpcore_anti_message_stream_1_dout,
        if_num_data_valid => lpcore_anti_message_stream_1_num_data_valid,
        if_fifo_cap => lpcore_anti_message_stream_1_fifo_cap,
        if_empty_n => lpcore_anti_message_stream_1_empty_n,
        if_read => lpcore_kernel_1_U0_lpcore_anti_message_stream_1_read);

    lpcore_lvt_stream_0_U : component simulation_top_fifo_w48_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_0_U0_lpcore_lvt_stream_0_din,
        if_full_n => lpcore_lvt_stream_0_full_n,
        if_write => lpcore_kernel_0_U0_lpcore_lvt_stream_0_write,
        if_dout => lpcore_lvt_stream_0_dout,
        if_num_data_valid => lpcore_lvt_stream_0_num_data_valid,
        if_fifo_cap => lpcore_lvt_stream_0_fifo_cap,
        if_empty_n => lpcore_lvt_stream_0_empty_n,
        if_read => gvt_tracker_top_U0_lpcore_lvt_stream_0_read);

    lpcore_lvt_stream_1_U : component simulation_top_fifo_w48_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_1_U0_lpcore_lvt_stream_1_din,
        if_full_n => lpcore_lvt_stream_1_full_n,
        if_write => lpcore_kernel_1_U0_lpcore_lvt_stream_1_write,
        if_dout => lpcore_lvt_stream_1_dout,
        if_num_data_valid => lpcore_lvt_stream_1_num_data_valid,
        if_fifo_cap => lpcore_lvt_stream_1_fifo_cap,
        if_empty_n => lpcore_lvt_stream_1_empty_n,
        if_read => gvt_tracker_top_U0_lpcore_lvt_stream_1_read);

    gvt_stream_U : component simulation_top_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => gvt_tracker_top_U0_gvt_stream8_din,
        if_full_n => gvt_stream_full_n,
        if_write => gvt_tracker_top_U0_gvt_stream8_write,
        if_dout => gvt_stream_dout,
        if_num_data_valid => gvt_stream_num_data_valid,
        if_fifo_cap => gvt_stream_fifo_cap,
        if_empty_n => gvt_stream_empty_n,
        if_read => commit_control_top_U0_gvt_stream8_read);

    lpcore_event_queue_full_stream_0_U : component simulation_top_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_din,
        if_full_n => lpcore_event_queue_full_stream_0_full_n,
        if_write => lpcore_kernel_0_U0_lpcore_event_queue_full_stream_0_write,
        if_dout => lpcore_event_queue_full_stream_0_dout,
        if_num_data_valid => lpcore_event_queue_full_stream_0_num_data_valid,
        if_fifo_cap => lpcore_event_queue_full_stream_0_fifo_cap,
        if_empty_n => lpcore_event_queue_full_stream_0_empty_n,
        if_read => commit_control_top_U0_lpcore_event_queue_full_stream_0_read);

    lpcore_event_queue_full_stream_1_U : component simulation_top_fifo_w1_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_din,
        if_full_n => lpcore_event_queue_full_stream_1_full_n,
        if_write => lpcore_kernel_1_U0_lpcore_event_queue_full_stream_1_write,
        if_dout => lpcore_event_queue_full_stream_1_dout,
        if_num_data_valid => lpcore_event_queue_full_stream_1_num_data_valid,
        if_fifo_cap => lpcore_event_queue_full_stream_1_fifo_cap,
        if_empty_n => lpcore_event_queue_full_stream_1_empty_n,
        if_read => commit_control_top_U0_lpcore_event_queue_full_stream_1_read);

    lpcore_commit_time_stream_0_U : component simulation_top_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => commit_control_top_U0_lpcore_commit_time_stream_0_din,
        if_full_n => lpcore_commit_time_stream_0_full_n,
        if_write => commit_control_top_U0_lpcore_commit_time_stream_0_write,
        if_dout => lpcore_commit_time_stream_0_dout,
        if_num_data_valid => lpcore_commit_time_stream_0_num_data_valid,
        if_fifo_cap => lpcore_commit_time_stream_0_fifo_cap,
        if_empty_n => lpcore_commit_time_stream_0_empty_n,
        if_read => lpcore_kernel_0_U0_lpcore_commit_time_stream_0_read);

    lpcore_commit_time_stream_1_U : component simulation_top_fifo_w32_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => commit_control_top_U0_lpcore_commit_time_stream_1_din,
        if_full_n => lpcore_commit_time_stream_1_full_n,
        if_write => commit_control_top_U0_lpcore_commit_time_stream_1_write,
        if_dout => lpcore_commit_time_stream_1_dout,
        if_num_data_valid => lpcore_commit_time_stream_1_num_data_valid,
        if_fifo_cap => lpcore_commit_time_stream_1_fifo_cap,
        if_empty_n => lpcore_commit_time_stream_1_empty_n,
        if_read => lpcore_kernel_1_U0_lpcore_commit_time_stream_1_read);




    ap_ready <= ap_const_logic_1;
    commit_control_top_U0_ap_continue <= ap_const_logic_1;
    commit_control_top_U0_ap_start <= ap_const_logic_1;
    event_router_top_U0_ap_continue <= ap_const_logic_1;
    event_router_top_U0_ap_start <= ap_const_logic_1;
    gvt_tracker_top_U0_ap_continue <= ap_const_logic_1;
    gvt_tracker_top_U0_ap_start <= ap_const_logic_1;
    lpcore_init_event_stream_0_read <= lpcore_kernel_0_U0_lpcore_init_event_stream_0_read;
    lpcore_init_event_stream_1_read <= lpcore_kernel_1_U0_lpcore_init_event_stream_1_read;
end behav;
