INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.320ns period=4.640ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.320ns period=4.640ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.640ns  (clk rise@4.640ns - clk rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 1.234ns (28.773%)  route 3.055ns (71.227%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.123 - 4.640 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1253, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X8Y132         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[1]/Q
                         net (fo=5, routed)           0.714     1.476    lsq1/handshake_lsq_lsq1_core/stq_addr_2_q[1]
    SLICE_X5Y132         LUT6 (Prop_lut6_I0_O)        0.043     1.519 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_70/O
                         net (fo=1, routed)           0.000     1.519    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_70_n_0
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.770 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_32/CO[3]
                         net (fo=6, routed)           0.517     2.287    lsq1/handshake_lsq_lsq1_core/p_3_in70_in
    SLICE_X3Y136         LUT4 (Prop_lut4_I1_O)        0.043     2.330 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_14/O
                         net (fo=2, routed)           0.184     2.514    lsq1/handshake_lsq_lsq1_core/ld_st_conflict_1_2
    SLICE_X4Y136         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.756 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.756    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.909 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.165     3.074    lsq1/handshake_lsq_lsq1_core/TEMP_16_double_out1[5]
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.119     3.193 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[30]_i_2/O
                         net (fo=33, routed)          0.392     3.585    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[30]_i_2_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I2_O)        0.043     3.628 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_3/O
                         net (fo=1, routed)           0.210     3.839    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_3_n_0
    SLICE_X5Y134         LUT5 (Prop_lut5_I0_O)        0.043     3.882 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2/O
                         net (fo=3, routed)           0.348     4.230    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2_n_0
    SLICE_X6Y138         LUT4 (Prop_lut4_I0_O)        0.043     4.273 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=32, routed)          0.524     4.797    lsq1/handshake_lsq_lsq1_core/p_15_in
    SLICE_X13Y142        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.640     4.640 r  
                                                      0.000     4.640 r  clk (IN)
                         net (fo=1253, unset)         0.483     5.123    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X13Y142        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[13]/C
                         clock pessimism              0.000     5.123    
                         clock uncertainty           -0.035     5.087    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.194     4.893    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[13]
  -------------------------------------------------------------------
                         required time                          4.893    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                  0.097    




