

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_180_113'
================================================================
* Date:           Fri Mar 10 17:36:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  28.964 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      258|      258|  12.900 us|  12.900 us|  258|  258|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     128|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    7|       0|      63|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      21|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    7|      21|     227|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_23ns_55_1_1_U202  |mul_32s_23ns_55_1_1  |        0|   2|  0|  21|    0|
    |mul_32s_24s_55_1_1_U204   |mul_32s_24s_55_1_1   |        0|   2|  0|  21|    0|
    |mul_32s_27ns_32_1_1_U203  |mul_32s_27ns_32_1_1  |        0|   3|  0|  21|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   7|  0|  63|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln180_fu_119_p2    |         +|   0|  0|  16|           9|           1|
    |add_ln181_1_fu_144_p2  |         +|   0|  0|  17|          10|          10|
    |add_ln181_fu_133_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln19_fu_206_p2     |         +|   0|  0|  63|          56|          56|
    |icmp_ln180_fu_113_p2   |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 128|          97|          91|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_23    |   9|          2|    9|         18|
    |i_fu_50                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_23_reg_230             |  9|   0|    9|          0|
    |i_fu_50                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   21|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_180_113|  return value|
|tmp_20                 |   in|   12|     ap_none|                                                             tmp_20|        scalar|
|mat_address0           |  out|   12|   ap_memory|                                                                mat|         array|
|mat_ce0                |  out|    1|   ap_memory|                                                                mat|         array|
|mat_q0                 |   in|   23|   ap_memory|                                                                mat|         array|
|zext_ln181_5           |   in|   10|     ap_none|                                                       zext_ln181_5|        scalar|
|z_vec_coeffs_address0  |  out|   10|   ap_memory|                                                       z_vec_coeffs|         array|
|z_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                       z_vec_coeffs|         array|
|z_vec_coeffs_q0        |   in|   32|   ap_memory|                                                       z_vec_coeffs|         array|
|t_coeffs_address0      |  out|    8|   ap_memory|                                                           t_coeffs|         array|
|t_coeffs_ce0           |  out|    1|   ap_memory|                                                           t_coeffs|         array|
|t_coeffs_we0           |  out|    1|   ap_memory|                                                           t_coeffs|         array|
|t_coeffs_d0            |  out|   24|   ap_memory|                                                           t_coeffs|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

