// Seed: 1849250784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_4 = id_4;
  logic id_5 = id_4;
  defparam id_6.id_7 = 1;
  logic id_8;
  type_13 id_9 (
      .id_0(id_2 == 1),
      .id_1(id_5),
      .id_2(id_4),
      .id_3(1)
  );
  type_14 id_10 (
      1'b0,
      id_4,
      id_5,
      1,
      1'b0
  );
endmodule
module module_1 (
    output id_0,
    output id_1,
    output id_2,
    output id_3
    , id_8,
    input  id_4,
    output id_5,
    input  id_6,
    output id_7
);
  logic id_9;
  logic id_10, id_11;
  assign id_0[1] = id_9 ? id_4 : 1 - 1;
  logic id_12;
endmodule
