// Seed: 531616187
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  assign id_1 = 1;
  assign id_1 = ~(1'b0);
endmodule
