

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Thu Jan 12 11:13:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmm-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 8 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_36_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_36"   --->   Operation 9 'read' 'tmp_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %tmp_1"   --->   Operation 10 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k"   --->   Operation 11 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = load i7 %j_4" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 18 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.81ns)   --->   "%icmp_ln142 = icmp_eq  i7 %j, i7 64" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 19 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %j, i7 1" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 21 'add' 'add_ln142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc26.3_begin, void %fpga_resource_limit_hint.VITIS_LOOP_142_4.2_end.exitStub" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 22 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 23 'specregionbegin' 'rbegin7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 24 'specregionbegin' 'rbegin9' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 25 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_read, i5 %lshr_ln5" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 26 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i11 %add_ln1" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 27 'zext' 'zext_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 28 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 29 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i7 %j" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 30 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 31 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 32 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %trunc_ln146, void %arrayidx2545.case.0, void %arrayidx2545.case.1" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 33 'br' 'br_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_22, void @empty_12, void @empty_12, void @empty_12" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 34 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 35 'specregionend' 'rend10' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_10, void @empty_12, void @empty_12, void @empty_12" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 36 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 37 'specregionend' 'rend8' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j_4" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 38 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc26" [trmm-max-sharing/src/correlation.cpp:142]   --->   Operation 39 'br' 'br_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 40 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 41 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 42 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_1_read, i16 %tmp_s" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 43 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%add_ln146_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %tmp_36_read, i5 %lshr_ln5" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 44 'bitconcatenate' 'add_ln146_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i11 %add_ln146_1" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 45 'zext' 'zext_ln146_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146_1" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 46 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146_1" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 47 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 48 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 49 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 50 [1/2] (4.72ns)   --->   "%mul = hmul i16 %tmp_1_read, i16 %tmp_s" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 50 'hmul' 'mul' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 51 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 52 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 53 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 54 [2/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 54 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [trmm-max-sharing/src/correlation.cpp:143]   --->   Operation 55 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [trmm-max-sharing/src/correlation.cpp:130]   --->   Operation 56 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (5.90ns)   --->   "%add = hadd i16 %tmp_35, i16 %mul" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 57 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %add, i11 %reg_file_4_0_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 58 'store' 'store_ln146' <Predicate = (!trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln146 = br void %fpga_resource_limit_hint.for.inc26.4_end" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 59 'br' 'br_ln146' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %add, i11 %reg_file_4_1_addr" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 60 'store' 'store_ln146' <Predicate = (trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln146 = br void %fpga_resource_limit_hint.for.inc26.4_end" [trmm-max-sharing/src/correlation.cpp:146]   --->   Operation 61 'br' 'br_ln146' <Predicate = (trunc_ln146)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j', trmm-max-sharing/src/correlation.cpp:146) on local variable 'j' [19]  (0 ns)
	'getelementptr' operation ('reg_file_3_0_addr', trmm-max-sharing/src/correlation.cpp:146) [32]  (0 ns)
	'load' operation ('reg_file_3_0_load', trmm-max-sharing/src/correlation.cpp:146) on array 'reg_file_3_0' [35]  (1.24 ns)
	blocking operation 0.007 ns on control path)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_3_0_load', trmm-max-sharing/src/correlation.cpp:146) on array 'reg_file_3_0' [35]  (1.24 ns)
	'mux' operation ('tmp_s', trmm-max-sharing/src/correlation.cpp:146) [37]  (0.427 ns)
	'hmul' operation ('mul', trmm-max-sharing/src/correlation.cpp:146) [38]  (4.72 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul', trmm-max-sharing/src/correlation.cpp:146) [38]  (4.72 ns)

 <State 4>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', trmm-max-sharing/src/correlation.cpp:146) [46]  (5.9 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add', trmm-max-sharing/src/correlation.cpp:146) [46]  (5.9 ns)
	'store' operation ('store_ln146', trmm-max-sharing/src/correlation.cpp:146) of variable 'add', trmm-max-sharing/src/correlation.cpp:146 on array 'reg_file_4_0' [49]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
