<profile>

<section name = "Vivado HLS Report for 'yuv_filter_rgb2yuv11'" level="0">
<item name = "Date">Fri Jun 10 19:55:12 2016
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">yuv_filter_prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 11.36, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">40007, 2457607, 40007, 2457607, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y">40005, 2457605, 7, 1, 1, 40000 ~ 2457600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 6, -, -</column>
<column name="Expression">-, -, 0, 280</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 212, 1</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="yuv_filter_mac_muladd_6ns_8ns_8ns_13_1_U0">yuv_filter_mac_muladd_6ns_8ns_8ns_13_1, i0 * i1 + i2</column>
<column name="yuv_filter_mac_muladd_7s_8ns_9ns_15_1_U5">yuv_filter_mac_muladd_7s_8ns_9ns_15_1, i0 + i1 * i2</column>
<column name="yuv_filter_mac_muladd_8ns_8ns_9ns_15_1_U3">yuv_filter_mac_muladd_8ns_8ns_9ns_15_1, i0 + i1 * i2</column>
<column name="yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U2">yuv_filter_mac_muladd_8s_8ns_16ns_16_1, i0 + i1 * i2</column>
<column name="yuv_filter_mac_muladd_8s_8ns_16ns_16_1_U4">yuv_filter_mac_muladd_8s_8ns_16ns_16_1, i0 + i1 * i2</column>
<column name="yuv_filter_mul_mul_16ns_16ns_32_1_U1">yuv_filter_mul_mul_16ns_16ns_32_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_613_p2">+, 0, 0, 16, 16, 16</column>
<column name="grp_fu_631_p2">+, 0, 0, 11, 16, 16</column>
<column name="indvar_flatten_next_fu_307_p2">+, 0, 0, 32, 32, 1</column>
<column name="out_channels_ch1_din">+, 0, 0, 8, 5, 8</column>
<column name="tmp1_fu_475_p2">+, 0, 0, 11, 16, 16</column>
<column name="tmp_24_fu_374_p2">+, 0, 0, 11, 23, 23</column>
<column name="tmp_46_i_i_fu_465_p2">+, 0, 0, 15, 15, 15</column>
<column name="tmp_48_i_i_fu_484_p2">+, 0, 0, 11, 16, 16</column>
<column name="tmp_fu_455_p2">+, 0, 0, 10, 8, 10</column>
<column name="tmp_s_fu_364_p2">+, 0, 0, 11, 23, 23</column>
<column name="x_fu_313_p2">+, 0, 0, 16, 1, 16</column>
<column name="y_fu_380_p2">+, 0, 0, 16, 1, 16</column>
<column name="p_neg_i_i_fu_404_p2">-, 0, 0, 13, 1, 13</column>
<column name="tmp_53_i_i_fu_514_p2">-, 0, 0, 11, 16, 16</column>
<column name="tmp_61_i_i_fu_552_p2">-, 0, 0, 14, 14, 14</column>
<column name="exitcond_flatten_fu_302_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="exitcond_i_i_fu_319_p2">icmp, 0, 0, 6, 16, 16</column>
<column name="ap_sig_134">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_155">or, 0, 0, 1, 1, 1</column>
<column name="tmp_i_i_mid2_v_fu_332_p3">select, 0, 0, 16, 1, 16</column>
<column name="y_i_i_mid2_fu_324_p3">select, 0, 0, 16, 1, 1</column>
<column name="out_channels_ch2_din">xor, 0, 0, 10, 8, 9</column>
<column name="out_channels_ch3_din">xor, 0, 0, 10, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="U_scale_out_blk_n">1, 2, 1, 2</column>
<column name="V_scale_out_blk_n">1, 2, 1, 2</column>
<column name="Y_scale_out_blk_n">1, 2, 1, 2</column>
<column name="ap_NS_fsm">1, 4, 1, 4</column>
<column name="ap_reg_ppiten_pp0_it6">1, 2, 1, 2</column>
<column name="indvar_flatten_reg_261">32, 2, 32, 64</column>
<column name="out_channels_ch1_blk_n">1, 2, 1, 2</column>
<column name="out_channels_ch2_blk_n">1, 2, 1, 2</column>
<column name="out_channels_ch3_blk_n">1, 2, 1, 2</column>
<column name="out_height_blk_n">1, 2, 1, 2</column>
<column name="out_width_blk_n">1, 2, 1, 2</column>
<column name="x_i_i_phi_fu_276_p4">16, 2, 16, 32</column>
<column name="x_i_i_reg_272">16, 2, 16, 32</column>
<column name="y_i_i_reg_283">16, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_712">8, 0, 8, 0</column>
<column name="G_reg_705">8, 0, 8, 0</column>
<column name="R_reg_698">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="bound_reg_654">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_659">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_261">32, 0, 32, 0</column>
<column name="p_neg_i_i_reg_724">9, 0, 13, 4</column>
<column name="p_shl3_i_i_reg_719">8, 0, 12, 4</column>
<column name="tmp_24_reg_673">23, 0, 23, 0</column>
<column name="tmp_50_i_i_reg_729">8, 0, 8, 0</column>
<column name="tmp_58_i_i_reg_734">8, 0, 8, 0</column>
<column name="tmp_66_i_i_reg_739">8, 0, 8, 0</column>
<column name="tmp_i_i_mid2_v_reg_668">16, 0, 16, 0</column>
<column name="x_i_i_reg_272">16, 0, 16, 0</column>
<column name="y_i_i_reg_283">16, 0, 16, 0</column>
<column name="exitcond_flatten_reg_659">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, yuv_filter_rgb2yuv11, return value</column>
<column name="in_channels_ch1_address0">out, 22, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_ce0">out, 1, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch1_q0">in, 8, ap_memory, in_channels_ch1, array</column>
<column name="in_channels_ch2_address0">out, 22, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_ce0">out, 1, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch2_q0">in, 8, ap_memory, in_channels_ch2, array</column>
<column name="in_channels_ch3_address0">out, 22, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_ce0">out, 1, ap_memory, in_channels_ch3, array</column>
<column name="in_channels_ch3_q0">in, 8, ap_memory, in_channels_ch3, array</column>
<column name="in_width">in, 16, ap_none, in_width, pointer</column>
<column name="in_height">in, 16, ap_none, in_height, pointer</column>
<column name="out_channels_ch1_din">out, 8, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_full_n">in, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch1_write">out, 1, ap_fifo, out_channels_ch1, pointer</column>
<column name="out_channels_ch2_din">out, 8, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_full_n">in, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch2_write">out, 1, ap_fifo, out_channels_ch2, pointer</column>
<column name="out_channels_ch3_din">out, 8, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_full_n">in, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_channels_ch3_write">out, 1, ap_fifo, out_channels_ch3, pointer</column>
<column name="out_width_din">out, 16, ap_fifo, out_width, pointer</column>
<column name="out_width_full_n">in, 1, ap_fifo, out_width, pointer</column>
<column name="out_width_write">out, 1, ap_fifo, out_width, pointer</column>
<column name="out_height_din">out, 16, ap_fifo, out_height, pointer</column>
<column name="out_height_full_n">in, 1, ap_fifo, out_height, pointer</column>
<column name="out_height_write">out, 1, ap_fifo, out_height, pointer</column>
<column name="Y_scale">in, 8, ap_none, Y_scale, scalar</column>
<column name="U_scale">in, 8, ap_none, U_scale, scalar</column>
<column name="V_scale">in, 8, ap_none, V_scale, scalar</column>
<column name="Y_scale_out_din">out, 8, ap_fifo, Y_scale_out, pointer</column>
<column name="Y_scale_out_full_n">in, 1, ap_fifo, Y_scale_out, pointer</column>
<column name="Y_scale_out_write">out, 1, ap_fifo, Y_scale_out, pointer</column>
<column name="U_scale_out_din">out, 8, ap_fifo, U_scale_out, pointer</column>
<column name="U_scale_out_full_n">in, 1, ap_fifo, U_scale_out, pointer</column>
<column name="U_scale_out_write">out, 1, ap_fifo, U_scale_out, pointer</column>
<column name="V_scale_out_din">out, 8, ap_fifo, V_scale_out, pointer</column>
<column name="V_scale_out_full_n">in, 1, ap_fifo, V_scale_out, pointer</column>
<column name="V_scale_out_write">out, 1, ap_fifo, V_scale_out, pointer</column>
</table>
</item>
</section>
</profile>
