// Copyright (c) 2026 Huawei Technologies Co., Ltd.
// This program is free software, you can redistribute it and/or modify it under the terms and conditions of
// CANN Open Software License Agreement Version 2.0 (the "License").
// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

//===- VMILayoutSupport.cpp - VMI layout support queries --------------===//
//===----------------------------------------------------------------------===//
//
// This file is the central table-driven source for VMI layout support facts.
// Keep file-level responsibilities separated as follows:
//
// 1. Layout pattern DSL:
//    Define compact syntax for expressing layouts and table keys only.
// 2. Query key derivation helpers:
//    Extract op operands and derive normalized keys used to query the tables.
//    Do not add new layout support facts in this section.
// 3. Rule tables:
//    Add legal/preferred layout relations here.  New support facts should be
//    visible as table rows instead of being hidden in query helper branches.
// 4. Table matching and materialization helpers:
//    Convert table rows into facts and compare derived keys with row keys.
//    Do not add new layout support facts in this section.
// 5. Query implementations:
//    Query functions should consume the tables, derive table keys, and check
//    op-level preconditions only.  Shape/type limits that define layout support
//    must be visible as table keys or table rows, not hidden in query branches.
//
// When adding a new family of support rules, first extend the shared pattern
// DSL if needed, then add table rows, then expose them through a small query.
// Avoid local mini-DSLs or ad-hoc support logic that duplicates table facts.

#include "PTO/Transforms/VMILayoutSupport.h"

#include "PTO/Support/CodeConstants.h"
#include "PTO/IR/PTOTypeUtils.h"
#include "PTO/IR/VMIUtils.h"

#include "mlir/Dialect/Arith/IR/Arith.h"
#include "llvm/ADT/Twine.h"
#include "llvm/ADT/TypeSwitch.h"
#include "llvm/Support/CommandLine.h"

#include <limits>

namespace mlir {
namespace pto {

VMIGroupReduceKind getVMIGroupReduceKind(Operation *op) {
  return isa<VMIGroupReduceAddIOp>(op) ? VMIGroupReduceKind::IntegerAdd
                                       : VMIGroupReduceKind::Other;
}

namespace {

constexpr int64_t kLayoutBlockBitWidth = 256;

template <typename ResultT>
static ResultT failWithReason(std::string *reason, const Twine &message) {
  if (reason) {
    *reason = message.str();
  }
  return failure();
}

static FailureOr<VMIGroupBroadcastLoadDirectFact>
failGroupBroadcastLoadDirect(std::string *reason, const Twine &message) {
  return failWithReason<FailureOr<VMIGroupBroadcastLoadDirectFact>>(reason,
                                                                    message);
}

static std::optional<LogicalResult>
getEnsureLayoutEarlyExit(VMILayoutAttr sourceLayout,
                         VMILayoutAttr resultLayout, std::string *reason) {
  if (!sourceLayout || !resultLayout) {
    return failWithReason<LogicalResult>(
        reason, "requires assigned source/result layouts");
  }
  if (sourceLayout == resultLayout) {
    return success();
  }
  return std::nullopt;
}

static llvm::cl::opt<bool> preferLaneStrideNarrowing(
    "vmi-prefer-lane-stride-narrowing",
    llvm::cl::desc(
        "Prefer continuous-to-lane-stride layouts for 2x/4x VMI narrowing"),
    llvm::cl::init(true));

//===----------------------------------------------------------------------===//
#include "VMILayoutSupportPatternDSL.inc"
#include "VMILayoutSupportTables.inc"
#include "VMILayoutSupportGroupBroadcastTables.inc"
#include "VMILayoutSupportSpineTables.inc"
// The solver-cost unit defines the physical predicate-carrier helpers the
// vexpdif physical-shape matcher in the materialization unit reads, so it is
// included first.
#include "VMILayoutSupportSolverCosts.inc"
#include "VMILayoutSupportMaterialization.inc"
} // namespace

//===----------------------------------------------------------------------===//
// File-local helpers shared with VMILayoutSupportQueryHelpers.inc below.
//===----------------------------------------------------------------------===//

namespace {

// Pick the unique cast layout fact whose result layout equals \p resultLayout
// from a successful source-side cast query.  The generic and the spine-scoped
// cast reconciliation share this step; the caller supplies the diagnostics.
FailureOr<VMICastLayoutFact> selectCastLayoutFactForResultLayout(
    ArrayRef<VMICastLayoutFact> facts, VMILayoutAttr resultLayout,
    StringRef ambiguousMessage, StringRef noMatchMessage,
    std::string *reason) {
  std::optional<VMICastLayoutFact> selected;
  for (const VMICastLayoutFact &fact : facts) {
    if (fact.resultLayout != resultLayout) {
      continue;
    }
    if (selected) {
      if (reason) {
        *reason = ambiguousMessage.str();
      }
      return failure();
    }
    selected = fact;
  }
  if (!selected) {
    if (reason) {
      *reason = noMatchMessage.str();
    }
    return failure();
  }
  return *selected;
}

// Checker-side acceptance for the two composite 32<->8 spine rows.
// This predicate is deliberately *not* part of the cast candidate path: it is
// consulted only by the "is this assigned pair supportable" validators below
// (getTruncFSupport / getExtFSupport and the matching residual-op guards in
// VMIToVPTO), never by the layout solver or by the propagation transfer, which
// reach the same rows exclusively through the spine-scoped queries.  Accepting
// the pair here is what makes an already-seeded composite pair lowerable; it
// cannot make any chain reach the pair on its own.
bool isSpineScopedCastLayoutPair(VMIVRegType sourceType,
                                 VMIVRegType resultType,
                                 VMILayoutAttr sourceLayout,
                                 VMILayoutAttr resultLayout) {
  if (!sourceLayout || !resultLayout) {
    return false;
  }
  int64_t sourceBits =
      pto::getPTOStorageElemBitWidth(sourceType.getElementType());
  int64_t resultBits =
      pto::getPTOStorageElemBitWidth(resultType.getElementType());
  MLIRContext *ctx = sourceType.getContext();
  int64_t numGroups =
      sourceLayout.isGroupSlots() ? sourceLayout.getNumGroups() : 0;
  for (const LegalCastLayoutPattern &pattern :
       kSpineScopedLegalCastLayoutPatterns) {
    bool matchingElementBits =
        matchesElementBitsPattern(pattern.sourceBits, sourceBits) &&
        matchesElementBitsPattern(pattern.resultBits, resultBits);
    if (!matchingElementBits) {
      continue;
    }
    if (matchesLayoutPattern(ctx, pattern.sourceLayout, sourceLayout,
                             numGroups) &&
        matchesLayoutPattern(ctx, pattern.resultLayout, resultLayout,
                             numGroups)) {
      return true;
    }
  }
  return false;
}

// vunzip / vzip only change the element width and keep the logical lane
// order, so they are layout-preserving: every operand must carry one layout
// family.  They are deliberately *not* cast facts -- a cast relation such as
// truncf's would drag in contiguous/deinterleaved requirements that the kernel
// cannot materialize.
LogicalResult checkHalfWidthLayouts(VMIVRegType wideType, VMIVRegType lowType,
                                    VMIVRegType highType, std::string *reason) {
  VMILayoutAttr wideLayout = wideType.getLayoutAttr();
  VMILayoutAttr lowLayout = lowType.getLayoutAttr();
  VMILayoutAttr highLayout = highType.getLayoutAttr();
  if (!wideLayout || !lowLayout || !highLayout) {
    if (reason) {
      reason->assign("requires layout-assigned operands");
    }
    return failure();
  }
  // The op is a pure layout pass-through: whichever side fixes a layout the
  // others follow, so all three always share one layout.  A shared layout is
  // only usable when its logical-lane to physical-part mapping does not depend
  // on the element width.  block_deinterleaved derives block_elems from the
  // element-width-dependent physical lanes per part (block_elems =
  // lanes_per_part / 8), so the wide and half operands disagree and the
  // pair-wise vbitcast + vdintlv/vintlv lowering would misplace lanes.
  if (lowLayout != highLayout || wideLayout != lowLayout) {
    if (reason) {
      reason->assign(
          "requires the halves and the wide operand to share one layout");
    }
    return failure();
  }
  if (lowLayout.isBlockDeinterleaved()) {
    if (reason) {
      reason->assign("does not support block_deinterleaved layouts because their "
                     "block size changes with the element width");
    }
    return failure();
  }
  return success();
}

} // namespace

#include "VMILayoutSupportQueryHelpers.inc"
#include "VMILayoutSupportGroupCapabilities.inc"

static VMIGroupBroadcastLoadDirectFact materializeGroupBroadcastLoadDirectFact(
    const GroupBroadcastLoadDirectPattern &pattern,
    const GroupBroadcastLoadQuery &query, VMILayoutAttr resultLayout,
    unsigned elementBits) {
  return VMIGroupBroadcastLoadDirectFact{
      pattern.kind,
      VMIGroupBroadcastLoadLayoutFact{
          getGroupBlockClassFromPattern(pattern.block), resultLayout,
          query.key.groupSize, query.key.lanesPerPart, query.key.vcgBlockElems,
          static_cast<int64_t>(elementBits)}};
}

//===----------------------------------------------------------------------===//
// Query implementations
//===----------------------------------------------------------------------===//

FailureOr<VMIVselrLayoutFact>
VMILayoutSupport::getPreferredVselrLayoutFact(
    VMIVselrOp op, std::string *reason) const {
  auto fail = [reason](const Twine &message) -> FailureOr<VMIVselrLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  for (const VselrLayoutPattern &pattern : kVselrLayoutPatterns) {
    VMIVselrLayoutFact fact =
        materializeVselrLayoutFact(op.getContext(), pattern);
    if (matchesVselrLayoutPattern(pattern, op, fact)) {
      return fact;
    }
  }
  return fail("vselr requires contiguous layouts and supports N=64, 128, or "
              "256 for 8-bit, N=64 or 128 for 16-bit, and N=64 for 32-bit "
              "elements");
}

FailureOr<VMIVselrLayoutFact>
VMILayoutSupport::getVselrLayoutFact(VMIVselrOp op,
                                     std::string *reason) const {
  auto fail = [reason](const Twine &message) -> FailureOr<VMIVselrLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  auto sourceType = cast<VMIVRegType>(op.getSource().getType());
  auto indexType = cast<VMIVRegType>(op.getIndex().getType());
  auto resultType = cast<VMIVRegType>(op.getResult().getType());
  VMIVselrLayoutFact assignedFact{sourceType.getLayoutAttr(),
                                  indexType.getLayoutAttr(),
                                  resultType.getLayoutAttr()};
  if (!assignedFact.sourceLayout || !assignedFact.indexLayout ||
      !assignedFact.resultLayout) {
    return fail("vselr requires assigned source/index/result layouts");
  }

  for (const VselrLayoutPattern &pattern : kVselrLayoutPatterns) {
    VMIVselrLayoutFact tableFact =
        materializeVselrLayoutFact(op.getContext(), pattern);
    if (assignedFact.sourceLayout != tableFact.sourceLayout ||
        assignedFact.indexLayout != tableFact.indexLayout ||
        assignedFact.resultLayout != tableFact.resultLayout ||
        !matchesVselrLayoutPattern(pattern, op, assignedFact)) {
      continue;
    }
    return assignedFact;
  }
  return fail("vselr requires contiguous layouts and supports N=64, 128, or "
              "256 for 8-bit, N=64 or 128 for 16-bit, and N=64 for 32-bit "
              "elements");
}

LogicalResult
VMILayoutSupport::getVselrSupport(VMIVselrOp op,
                                  std::string *reason) const {
  return getVselrLayoutFact(op, reason);
}

FailureOr<VMIGroupReduceLayoutFact>
VMILayoutSupport::getPreferredGroupReduceLayoutFact(VMIGroupReduceKind kind,
                                                    VMIVRegType sourceType,
                                                    int64_t numGroups,
                                                    std::string *reason) const {
  FailureOr<GroupLayoutKey> key = buildGroupReduceLayoutKey(
      sourceType, numGroups,
      "group_reduce layout supports group sizes of 1/4, 1/2, 1, 2, or 4 "
      "32B VCG blocks, or full physical chunk multiples",
      reason);
  if (failed(key)) {
    return failure();
  }

  for (const GroupReduceLayoutPattern &pattern : kGroupReduceLayoutPatterns) {
    if (!matchesGroupBlockPattern(pattern.block, *key) ||
        !isExecutableGroupReducePattern(pattern, *key)) {
      continue;
    }
    return materializeGroupReduceLayoutFact(sourceType.getContext(), pattern,
                                            *key, numGroups, kind,
                                            sourceType.getElementType());
  }

  return makeDenseRowsGroupReduceFact(sourceType.getContext(), *key, numGroups);
}

FailureOr<VMIGroupReduceLayoutFact>
VMILayoutSupport::getGroupReduceLayoutFactForLayouts(
    VMIGroupReduceKind kind, VMIVRegType sourceType, VMIMaskType maskType,
    VMIVRegType resultType, int64_t numGroups, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupReduceLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
  VMILayoutAttr maskLayout = maskType.getLayoutAttr();
  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (!sourceLayout || !maskLayout || !resultLayout) {
    return fail("requires assigned source, mask, and result layouts");
  }

  FailureOr<GroupLayoutKey> key = buildGroupReduceLayoutKey(
      sourceType, numGroups,
      "group_reduce layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  for (const GroupReduceLayoutPattern &pattern : kGroupReduceLayoutPatterns) {
    if (!matchesGroupBlockPattern(pattern.block, *key) ||
        !isExecutableGroupReducePattern(pattern, *key)) {
      continue;
    }
    VMIGroupReduceLayoutFact candidate = materializeGroupReduceLayoutFact(
        sourceType.getContext(), pattern, *key, numGroups, kind,
        sourceType.getElementType());
    if (candidate.sourceLayout == sourceLayout &&
        candidate.maskLayout == maskLayout &&
        candidate.resultLayout == resultLayout) {
      return candidate;
    }
  }

  VMIGroupReduceLayoutFact dense =
      makeDenseRowsGroupReduceFact(sourceType.getContext(), *key, numGroups);
  if (dense.sourceLayout == sourceLayout && dense.maskLayout == maskLayout &&
      dense.resultLayout == resultLayout) {
    return dense;
  }

  return fail("group_reduce source/mask/result layouts do not match a legal "
              "layout table row for the group size");
}

FailureOr<SmallVector<VMIGroupReduceLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getGroupReduceLayoutFactsForLayout(
    VMIGroupReduceKind kind, VMIVRegType sourceType, int64_t numGroups,
    VMIGroupReduceLayoutPort port, VMILayoutAttr layout,
    std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIGroupReduceLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (!layout) {
    return fail("requires assigned group_reduce layout query port");
  }

  FailureOr<GroupLayoutKey> key = buildGroupReduceLayoutKey(
      sourceType, numGroups,
      "group_reduce layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  SmallVector<VMIGroupReduceLayoutFact, mlir::pto::kValue4> facts;
  for (const GroupReduceLayoutPattern &pattern : kGroupReduceLayoutPatterns) {
    if (!matchesGroupBlockPattern(pattern.block, *key) ||
        !isExecutableGroupReducePattern(pattern, *key)) {
      continue;
    }
    VMIGroupReduceLayoutFact candidate = materializeGroupReduceLayoutFact(
        sourceType.getContext(), pattern, *key, numGroups, kind,
        sourceType.getElementType());

    VMILayoutAttr candidateLayout = groupReduceLayoutForPort(candidate, port);
    if (candidateLayout == layout) {
      facts.push_back(candidate);
    }
  }

  VMIGroupReduceLayoutFact dense =
      makeDenseRowsGroupReduceFact(sourceType.getContext(), *key, numGroups);
  VMILayoutAttr denseLayout = groupReduceLayoutForPort(dense, port);
  // The dense fallback exists only for shapes the table cannot describe.  If a
  // table row already provides this port layout, adding the fallback as a
  // second fact would make the layout assignment treat the result as weakly
  // seeded and let a contiguous source drift into a deinterleaved form (and
  // back again).
  const bool denseFallbackApplies = denseLayout == layout && facts.empty();
  if (denseFallbackApplies) {
    facts.push_back(dense);
  }

  if (facts.empty()) {
    return fail("group_reduce layout query port does not match a legal layout "
                "table row for the group size");
  }
  return facts;
}

FailureOr<VMIGroupBroadcastLayoutFact>
VMILayoutSupport::getGroupBroadcastLayoutFactForLayouts(
    VMIVRegType sourceType, VMIVRegType resultType, int64_t numGroups,
    std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupBroadcastLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (!sourceLayout || !resultLayout) {
    return fail("requires assigned source/result layouts");
  }

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      resultType, numGroups,
      "group_broadcast layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  for (const GroupBroadcastLayoutPattern &pattern :
       kGroupBroadcastLayoutPatterns) {
    if (!matchesGroupBroadcastLayoutPattern(
            pattern, *key, sourceType.getElementType())) {
      continue;
    }
    VMIGroupBroadcastLayoutFact candidate = materializeGroupBroadcastLayoutFact(
        sourceType.getContext(), pattern, *key, numGroups);
    if (candidate.sourceLayout == sourceLayout &&
        candidate.resultLayout == resultLayout) {
      return candidate;
    }
  }

  return fail("source/result layouts do not match a supported group_broadcast "
              "table row");
}

FailureOr<SmallVector<VMIGroupBroadcastLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getGroupBroadcastLayoutFactsForLayout(
    VMIVRegType sourceType, VMIVRegType resultType, int64_t numGroups,
    VMIGroupBroadcastLayoutPort port, VMILayoutAttr layout,
    std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIGroupBroadcastLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (!layout) {
    return fail("requires assigned group_broadcast layout query port");
  }

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      resultType, numGroups,
      "group_broadcast layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  SmallVector<VMIGroupBroadcastLayoutFact, mlir::pto::kValue4> facts;
  for (const GroupBroadcastLayoutPattern &pattern :
       kGroupBroadcastLayoutPatterns) {
    if (!matchesGroupBroadcastLayoutPattern(
            pattern, *key, sourceType.getElementType())) {
      continue;
    }
    VMIGroupBroadcastLayoutFact candidate = materializeGroupBroadcastLayoutFact(
        sourceType.getContext(), pattern, *key, numGroups);

    VMILayoutAttr candidateLayout;
    switch (port) {
    case VMIGroupBroadcastLayoutPort::Source:
      candidateLayout = candidate.sourceLayout;
      break;
    case VMIGroupBroadcastLayoutPort::Result:
      candidateLayout = candidate.resultLayout;
      break;
    }
    if (candidateLayout == layout) {
      facts.push_back(candidate);
    }
  }

  if (facts.empty()) {
    return fail("group_broadcast layout query port does not match a legal "
                "layout table row for the group size");
  }
  return facts;
}


FailureOr<VMIGroupBroadcastLoadLayoutFact>
VMILayoutSupport::getGroupBroadcastLoadLayoutFact(VMIGroupBroadcastLoadOp op,
                                                  std::string *reason) const {
  return getGroupBroadcastLoadLayoutFact(
      cast<VMIVRegType>(op.getResult().getType()), op.getSourceGroupStride(),
      op.getNumGroupsAttr().getInt(), reason);
}

FailureOr<VMIGroupBroadcastLoadLayoutFact>
VMILayoutSupport::getGroupBroadcastLoadLayoutFact(VMIVRegType resultType,
                                                  Value sourceGroupStride,
                                                  int64_t numGroups,
                                                  std::string *reason) const {
  auto fail =
      [reason](
          const Twine &message) -> FailureOr<VMIGroupBroadcastLoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (!resultLayout) {
    return fail("requires assigned result layout");
  }

  unsigned elementBits =
      pto::getPTOStorageElemBitWidth(resultType.getElementType());
  if (elementBits == 0) {
    return fail("group_broadcast_load requires known element bit width");
  }
  std::optional<int64_t> stride =
      getConstantIndexValue(sourceGroupStride);

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      resultType, numGroups,
      "group_broadcast_load layout table has no row for this group size",
      reason);
  if (failed(key)) {
    return failure();
  }

  GroupBroadcastLoadQuery query{resultType, resultLayout, stride, *key,
                                numGroups, elementBits};
  for (const GroupBroadcastLoadLayoutPattern &pattern :
       kGroupBroadcastLoadLayoutPatterns) {
    if (!matchesGroupBroadcastLoadPattern(pattern, query)) {
      continue;
    }
    return materializeGroupBroadcastLoadFact(pattern, query);
  }

  int64_t alignedStrideElems = kLayoutBlockBitWidth / elementBits;
  return fail(Twine("group_broadcast_load requires a table row for result "
                    "layout, group size, and either constant unit "
                    "source_group_stride or constant positive "
                    "source_group_stride divisible by ") +
              Twine(alignedStrideElems) + " elements");
}

FailureOr<VMIGroupBroadcastLoadDirectFact>
VMILayoutSupport::getGroupBroadcastLoadDirectFact(VMIGroupBroadcastLoadOp op,
                                                  std::string *reason) const {
  return getGroupBroadcastLoadDirectFact(
      cast<VMIVRegType>(op.getResult().getType()), op.getSource().getType(),
      op.getSourceGroupStride(), op.getNumGroupsAttr().getInt(), reason);
}

FailureOr<VMIGroupBroadcastLoadDirectFact>
VMILayoutSupport::getGroupBroadcastLoadDirectFact(
    VMIVRegType resultType, Type sourceType, Value sourceGroupStride,
    int64_t numGroups, std::string *reason) const {
  if (!isa<PtrType>(sourceType)) {
    return failGroupBroadcastLoadDirect(
        reason,
        "group_broadcast_load direct lowering requires !pto.ptr source");
  }

  unsigned elementBits =
      pto::getPTOStorageElemBitWidth(resultType.getElementType());
  if (elementBits == 0) {
    return failGroupBroadcastLoadDirect(
        reason, "group_broadcast_load requires known element bit width");
  }
  std::optional<int64_t> stride = getConstantIndexValue(sourceGroupStride);

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      resultType, numGroups,
      "group_broadcast_load preferred layout table has no row for this group "
      "size",
      reason);
  if (failed(key)) {
    return failure();
  }

  VMILayoutAttr existing = resultType.getLayoutAttr();
  GroupBroadcastLoadQuery query{resultType, existing, stride, *key, numGroups,
                                elementBits};
  for (const GroupBroadcastLoadDirectPattern &pattern :
       kGroupBroadcastLoadDirectPatterns) {
    if (!matchesGroupBroadcastLoadDirectPattern(pattern, query)) {
      continue;
    }
    VMILayoutAttr resultLayout = materializeLayoutPattern(
        resultType.getContext(), pattern.resultLayout, numGroups);
    if (existing && existing != resultLayout) {
      continue;
    }
    return materializeGroupBroadcastLoadDirectFact(pattern, query, resultLayout,
                                                   elementBits);
  }

  return failGroupBroadcastLoadDirect(
      reason,
      "group_broadcast_load has no preferred direct lowering layout table row");
}

static std::pair<int64_t, int64_t> getCastElementBits(VMIVRegType sourceType,
                                                      VMIVRegType resultType) {
  unsigned sourceBits =
      pto::getPTOStorageElemBitWidth(sourceType.getElementType());
  unsigned resultBits =
      pto::getPTOStorageElemBitWidth(resultType.getElementType());
  return std::pair<int64_t, int64_t>(sourceBits, resultBits);
}

static VMICastLayoutFact makeCastLayoutFact(int64_t sourceBits,
                                            int64_t resultBits,
                                            VMILayoutAttr sourceLayout,
                                            VMILayoutAttr resultLayout,
                                            VMICastLayoutPriority priority =
                                                VMICastLayoutPriority::Normal) {
  VMICastLayoutFact fact;
  fact.sourceBits = sourceBits;
  fact.resultBits = resultBits;
  fact.sourceLayout = sourceLayout;
  fact.resultLayout = resultLayout;
  fact.priority = priority;
  return fact;
}

// Iterate one legal cast-relation table and append every matching
// VMICastLayoutFact for the requested port/layout.  The generic and the
// spine-scoped cast reconciliation share this step; they differ only in the
// table they pass in.  Defined here (not in an earlier .inc) because it needs
// makeCastLayoutFact above; the spine-scoped .inc is included at the end of
// this translation unit and reaches it too.
static void collectMatchingCastFacts(
    ArrayRef<LegalCastLayoutPattern> patterns, VMIVRegType sourceType,
    VMIVRegType resultType, VMICastLayoutPort port, VMILayoutAttr layout,
    int64_t sourceBits, int64_t resultBits, int64_t numGroups,
    SmallVectorImpl<VMICastLayoutFact> &facts) {
  MLIRContext *ctx = sourceType.getContext();
  for (const LegalCastLayoutPattern &pattern : patterns) {
    if (!matchesElementBitsPattern(pattern.sourceBits, sourceBits) ||
        !matchesElementBitsPattern(pattern.resultBits, resultBits) ||
        !matchesCastTypeClass(pattern.typeClass, sourceType.getElementType(),
                              resultType.getElementType())) {
      continue;
    }
    VMILayoutAttr sourceLayout =
        materializeLayoutPattern(ctx, pattern.sourceLayout, numGroups);
    VMILayoutAttr resultLayout =
        materializeLayoutPattern(ctx, pattern.resultLayout, numGroups);
    if (!sourceLayout || !resultLayout) {
      continue;
    }
    if (port == VMICastLayoutPort::Source && sourceLayout != layout) {
      continue;
    }
    if (port == VMICastLayoutPort::Result && resultLayout != layout) {
      continue;
    }
    VMICastLayoutFact fact =
        makeCastLayoutFact(sourceBits, resultBits, sourceLayout, resultLayout);
    // The intrinsic cost is best effort: this funnel defines which relations are
    // legal, and a row whose cost cannot be derived is still legal.  Dropping it
    // here would narrow the candidate set of every caller, including upstream's
    // own layout decisions, so the row is kept and the cost left at its default
    // until the fork-side enumeration filters unpriced rows itself.
    if (auto intrinsicCost = getCastIntrinsicRearrangementCost(
            sourceType, resultType, sourceLayout, resultLayout);
        succeeded(intrinsicCost)) {
      fact.intrinsicRearrangementCost = *intrinsicCost;
    }
    facts.push_back(fact);
  }
}

static std::optional<VMICastLayoutFact>
matchHighPriorityCastLayoutPattern(const HighPriorityCastLayoutPattern &pattern,
                                   VMIVRegType sourceType,
                                   VMIVRegType resultType, int64_t sourceBits,
                                   int64_t resultBits) {
  MLIRContext *ctx = sourceType.getContext();
  if (!matchesElementBitsPattern(pattern.sourceBits, sourceBits) ||
      !matchesElementBitsPattern(pattern.resultBits, resultBits) ||
      !matchesCastTypeClass(pattern.typeClass, sourceType.getElementType(),
                            resultType.getElementType())) {
    return std::nullopt;
  }

  VMILayoutAttr sourceLayout =
      materializeLayoutPattern(ctx, pattern.sourceLayout);
  VMILayoutAttr resultLayout =
      materializeLayoutPattern(ctx, pattern.resultLayout);
  auto assignedSourceType = VMIVRegType::get(
      ctx, sourceType.getElementCount(), sourceType.getElementType(),
      sourceLayout);
  auto assignedResultType = VMIVRegType::get(
      ctx, resultType.getElementCount(), resultType.getElementType(),
      resultLayout);
  FailureOr<int64_t> sourceArity = getVMIPhysicalArity(assignedSourceType);
  FailureOr<int64_t> resultArity = getVMIPhysicalArity(assignedResultType);
  if (failed(sourceArity) || failed(resultArity) ||
      !matchesPhysicalChunkCountPattern(pattern.sourceChunks,
                                        *sourceArity) ||
      !matchesPhysicalChunkCountPattern(pattern.resultChunks,
                                        *resultArity)) {
    return std::nullopt;
  }
  return makeCastLayoutFact(sourceBits, resultBits, sourceLayout,
                            resultLayout, VMICastLayoutPriority::High);
}

static FailureOr<VMICastLayoutFact>
getHighPriorityCastLayoutFactImpl(VMIVRegType sourceType,
                                  VMIVRegType resultType,
                                  bool allowLaneStrideNarrowing,
                                  std::string *reason) {
  auto [sourceBits, resultBits] = getCastElementBits(sourceType, resultType);
  if (!allowLaneStrideNarrowing && sourceBits > resultBits) {
    return failure();
  }

  std::optional<VMICastLayoutFact> selected;
  for (const HighPriorityCastLayoutPattern &pattern :
       kHighPriorityCastLayoutPatterns) {
    std::optional<VMICastLayoutFact> match = matchHighPriorityCastLayoutPattern(
        pattern, sourceType, resultType, sourceBits, resultBits);
    if (!match) {
      continue;
    }
    if (selected) {
      if (reason) {
        *reason = "high-priority cast layout table has ambiguous matching rows";
      }
      return failure();
    }
    selected = *match;
  }
  if (!selected) {
    if (reason) {
      *reason = "requires a matching high-priority cast layout table row";
    }
    return failure();
  }
  return *selected;
}

static VMIMaskGranularityCastLayoutFact
makeMaskGranularityCastLayoutFact(VMIMaskType sourceType,
                                  VMIMaskType resultType, int64_t sourceBits,
                                  int64_t resultBits,
                                  VMILayoutAttr sourceLayout,
                                  VMILayoutAttr resultLayout) {
  VMIMaskGranularityCastLayoutFact fact;
  fact.sourceGranularityBits = sourceBits;
  fact.resultGranularityBits = resultBits;
  fact.sourceLayout = sourceLayout;
  fact.resultLayout = resultLayout;
  // Best effort for the same reason as in collectMatchingCastFacts: an
  // underivable cost must not remove a legal granularity relation.
  if (auto intrinsicCost = getMaskGranularityIntrinsicCost(
          sourceType, resultType, sourceLayout, resultLayout);
      succeeded(intrinsicCost)) {
    fact.intrinsicRearrangementCost = *intrinsicCost;
  }
  return fact;
}

struct PreferredCastPatternQuery {
  int64_t sourceBits;
  int64_t resultBits;
  int64_t elementCount;
  Type sourceElementType;
  Type resultElementType;
  StringRef tableName;
  std::string *reason;
};

struct PreferredCastLayoutRequest {
  VMIVRegType sourceType;
  VMIVRegType resultType;
  StringRef tableName;
  std::string *reason;
  VMICastLayoutPriority priority;
};

static FailureOr<const PreferredCastLayoutPattern *>
selectPreferredCastLayoutPattern(
    ArrayRef<PreferredCastLayoutPattern> patterns,
    const PreferredCastPatternQuery &query) {
  const PreferredCastLayoutPattern *selected = nullptr;
  bool selectedIsExact = false;
  for (const PreferredCastLayoutPattern &pattern : patterns) {
    bool elementBitsMismatch =
        !matchesElementBitsPattern(pattern.sourceBits, query.sourceBits) ||
        !matchesElementBitsPattern(pattern.resultBits, query.resultBits);
    if (elementBitsMismatch ||
        !matchesCastTypeClass(pattern.typeClass, query.sourceElementType,
                              query.resultElementType)) {
      continue;
    }
    bool isExact = pattern.elementCount != 0;
    if (isExact && pattern.elementCount != query.elementCount) {
      continue;
    }
    if (!selected || (isExact && !selectedIsExact)) {
      selected = &pattern;
      selectedIsExact = isExact;
      continue;
    }
    if (isExact == selectedIsExact) {
      if (query.reason) {
        *query.reason =
            (Twine(query.tableName) + " has ambiguous matching rows").str();
      }
      return failure();
    }
  }

  if (!selected) {
    if (query.reason) {
      *query.reason =
          (Twine("requires a matching ") + query.tableName + " row").str();
    }
    return failure();
  }
  return selected;
}

static FailureOr<VMICastLayoutFact> getPreferredCastLayoutFactImpl(
    ArrayRef<PreferredCastLayoutPattern> patterns,
    const PreferredCastLayoutRequest &request) {
  auto [sourceBits, resultBits] =
      getCastElementBits(request.sourceType, request.resultType);
  PreferredCastPatternQuery query{
      sourceBits,
      resultBits,
      request.sourceType.getElementCount(),
      request.sourceType.getElementType(),
      request.resultType.getElementType(),
      request.tableName,
      request.reason};
  FailureOr<const PreferredCastLayoutPattern *> selected =
      selectPreferredCastLayoutPattern(patterns, query);
  if (failed(selected)) {
    return failure();
  }

  MLIRContext *ctx = request.sourceType.getContext();
  return makeCastLayoutFact(sourceBits, resultBits,
                            materializeLayoutPattern(ctx,
                                                     (*selected)->sourceLayout),
                            materializeLayoutPattern(ctx,
                                                     (*selected)->resultLayout),
                            request.priority);
}

static LogicalResult matchEnsureLayoutPattern(VMIVRegType sourceType,
                                              VMIVRegType resultType,
                                              VMILayoutAttr sourceLayout,
                                              VMILayoutAttr resultLayout,
                                              std::string *reason);

/// Whether the deinterleaved narrowing relation the preference falls back to is
/// representable for this shape.
/// Dropping the one-chunk lane-stride preference makes the cast take the
/// deinterleaved relation the normal preferred table holds for its width pair
/// (`d(2) -> c` or `d(4) -> c`).  That relation is materialized through the
/// same ensure_layout table that bounds every dense layout pair by element
/// count -- no 8/16-bit deinterleaved relation exists at all, 32-bit
/// `c <-> d(2)` only at 128/256 lanes and 32-bit `c <-> d(4)` only at 256 --
/// so outside those ranges the fallback has no materialization and the
/// preference must stay on the lane-stride relation instead of switching to a
/// form the lowering cannot express.  The check queries the shared table rather
/// than re-deriving its ranges.
static bool isDeinterleavedNarrowingFallbackSupported(VMIVRegType sourceType,
                                                      VMIVRegType resultType) {
  auto [sourceBits, resultBits] = getCastElementBits(sourceType, resultType);
  if (sourceBits <= resultBits) {
    // The preference only redirects narrowing layouts.
    return true;
  }
  FailureOr<VMICastLayoutFact> fallback = getPreferredCastLayoutFactImpl(
      kPreferredCastLayoutPatterns,
      {sourceType, resultType, "preferred cast layout table",
       /*reason=*/nullptr, VMICastLayoutPriority::Normal});
  bool usableFallback = succeeded(fallback) && fallback->sourceLayout &&
                        fallback->sourceLayout.isDeinterleaved();
  if (!usableFallback) {
    // Nothing deinterleaved to switch to: the preference keeps its meaning.
    return true;
  }

  MLIRContext *ctx = sourceType.getContext();
  VMILayoutAttr contiguous = VMILayoutAttr::getContiguous(ctx);
  VMILayoutAttr deinterleaved = VMILayoutAttr::getDeinterleaved(
      ctx, fallback->sourceLayout.getFactor());
  auto deinterleavedType =
      VMIVRegType::get(ctx, sourceType.getElementCount(),
                       sourceType.getElementType(), deinterleaved);
  auto contiguousType = VMIVRegType::get(
      ctx, sourceType.getElementCount(), sourceType.getElementType(),
      contiguous);
  std::string ignoredReason;
  return succeeded(matchEnsureLayoutPattern(deinterleavedType, contiguousType,
                                            deinterleaved, contiguous,
                                            &ignoredReason));
}

static FailureOr<VMICastLayoutFact>
getPreferredLaneStrideNarrowCastLayoutFactImpl(VMIVRegType sourceType,
                                               VMIVRegType resultType,
                                               std::string *reason) {
  return getPreferredCastLayoutFactImpl(
      kPreferredLaneStrideNarrowCastLayoutPatterns,
      {sourceType, resultType,
       "preferred lane-stride narrow cast layout table", reason,
       VMICastLayoutPriority::LaneStrideNarrowing});
}

FailureOr<VMICastLayoutFact> VMILayoutSupport::getPreferredCastLayoutFact(
    VMIVRegType sourceType, VMIVRegType resultType, std::string *reason,
    bool allowLaneStridePreference) const {
  // The preference only switches the cast to a deinterleaved relation when
  // this shape can materialize one; otherwise it keeps the one-chunk
  // lane-stride relation the default path uses, so the switch cannot turn a
  // lowerable narrowing into a residual op.
  //
  // A caller that already knows the narrow side is not a short-lived handoff
  // (it carries elementwise compute, which the lane stride would repeat once per
  // physical part) passes allowLaneStridePreference = false.  Both cost tables
  // are then skipped, in either bit-width direction, and only the default
  // preferred row answers: the narrow side keeps the contiguous form and the
  // wide side takes the deinterleaved one - the shape the per-part vcvt already
  // produces.  The veto has to cover widening as well, because the one-chunk
  // high-priority rows also exist for widening ({ls(2), c()} for 16->32); the
  // narrower flag below only ever redirects narrowing, so it cannot express
  // this.
  bool preferLaneStrideNarrowingForShape =
      allowLaneStridePreference &&
      (preferLaneStrideNarrowing ||
       !isDeinterleavedNarrowingFallbackSupported(sourceType, resultType));
  if (preferLaneStrideNarrowingForShape) {
    FailureOr<VMICastLayoutFact> highPriorityFact =
        getHighPriorityCastLayoutFactImpl(sourceType, resultType,
                                          /*allowLaneStrideNarrowing=*/true,
                                          reason);
    if (succeeded(highPriorityFact)) {
      return highPriorityFact;
    }
    FailureOr<VMICastLayoutFact> laneStrideFact =
        getPreferredLaneStrideNarrowCastLayoutFactImpl(sourceType, resultType,
                                                       reason);
    if (succeeded(laneStrideFact)) {
      return laneStrideFact;
    }
  }
  return getPreferredCastLayoutFactImpl(
      kPreferredCastLayoutPatterns,
      {sourceType, resultType, "preferred cast layout table", reason,
       VMICastLayoutPriority::Normal});
}

FailureOr<SmallVector<VMICastLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getCastLayoutFactsForLayout(VMIVRegType sourceType,
                                              VMIVRegType resultType,
                                              VMICastLayoutPort port,
                                              VMILayoutAttr layout,
                                              std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMICastLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  auto [sourceBits, resultBits] = getCastElementBits(sourceType, resultType);
  SmallVector<VMICastLayoutFact, mlir::pto::kValue4> facts;

  int64_t numGroups =
      layout && layout.isGroupSlots() ? layout.getNumGroups() : 0;
  collectMatchingCastFacts(kLegalCastLayoutPatterns, sourceType, resultType,
                           port, layout, sourceBits, resultBits, numGroups,
                           facts);

  if (facts.empty()) {
    if (port == VMICastLayoutPort::Source) {
      return fail("requires a legal cast relation for the source layout");
    }
    return fail("requires a legal cast relation for the result layout");
  }
  return facts;
}

static FailureOr<VMICastLayoutFact>
getUniqueCastLayoutFact(FailureOr<SmallVector<VMICastLayoutFact, mlir::pto::kValue4>> facts,
                        std::string *reason) {
  auto fail = [reason](const Twine &message) -> FailureOr<VMICastLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  if (failed(facts)) {
    return failure();
  }
  if (facts->empty()) {
    return fail("cast layout query produced no layout facts");
  }
  if (facts->size() != 1) {
    return fail("cast layout query produced ambiguous layout facts");
  }
  return facts->front();
}

FailureOr<VMICastLayoutFact> VMILayoutSupport::getCastLayoutFactForSourceLayout(
    VMIVRegType sourceType, VMIVRegType resultType, VMILayoutAttr sourceLayout,
    std::string *reason) const {
  return getUniqueCastLayoutFact(
      getCastLayoutFactsForLayout(sourceType, resultType,
                                  VMICastLayoutPort::Source, sourceLayout,
                                  reason),
      reason);
}

FailureOr<VMICastLayoutFact> VMILayoutSupport::getCastLayoutFactForResultLayout(
    VMIVRegType sourceType, VMIVRegType resultType, VMILayoutAttr resultLayout,
    std::string *reason) const {
  return getUniqueCastLayoutFact(
      getCastLayoutFactsForLayout(sourceType, resultType,
                                  VMICastLayoutPort::Result, resultLayout,
                                  reason),
      reason);
}

FailureOr<VMICastLayoutFact> VMILayoutSupport::getCastLayoutFactForLayouts(
    VMIVRegType sourceType, VMIVRegType resultType, VMILayoutAttr sourceLayout,
    VMILayoutAttr resultLayout, std::string *reason) const {
  FailureOr<SmallVector<VMICastLayoutFact, mlir::pto::kValue4>> facts =
      getCastLayoutFactsForLayout(sourceType, resultType,
                                  VMICastLayoutPort::Source, sourceLayout,
                                  reason);
  if (failed(facts)) {
    return failure();
  }

  return selectCastLayoutFactForResultLayout(
      *facts, resultLayout,
      "cast layout query produced ambiguous layout facts",
      "source/result layouts do not match a legal cast table row", reason);
}

struct MaskGranularityCastQuery {
  int64_t sourceBits;
  int64_t resultBits;
  int64_t numGroups;
};

static FailureOr<MaskGranularityCastQuery> buildMaskGranularityCastQuery(
    VMIMaskType sourceType, VMIMaskType resultType, VMILayoutAttr layout,
    std::string *reason) {
  auto fail =
      [reason](const Twine &message) -> FailureOr<MaskGranularityCastQuery> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  if (sourceType.getElementCount() != resultType.getElementCount()) {
    return fail("requires source and result mask lane counts to match");
  }
  bool hasConcreteGranularities =
      VMIMaskType::isConcreteGranularity(sourceType.getGranularity()) &&
      VMIMaskType::isConcreteGranularity(resultType.getGranularity());
  if (!hasConcreteGranularities) {
    return fail("requires concrete b8/b16/b32 source and result "
                "granularities");
  }
  int64_t sourceBits = getMaskGranularityBits(sourceType.getGranularity());
  int64_t resultBits = getMaskGranularityBits(resultType.getGranularity());
  if (sourceBits == 0 || resultBits == 0) {
    return fail("requires supported source/result mask granularities");
  }
  int64_t numGroups =
      layout && layout.isGroupSlots() ? layout.getNumGroups() : 0;
  return MaskGranularityCastQuery{sourceBits, resultBits, numGroups};
}

static bool matchesMaskGranularityCastPattern(
    const LegalMaskGranularityCastLayoutPattern &pattern,
    VMIMaskType sourceType, VMIMaskType resultType) {
  return matchesMaskGranularityPattern(pattern.sourceGranularity,
                                       sourceType.getGranularity()) &&
         matchesMaskGranularityPattern(pattern.resultGranularity,
                                       resultType.getGranularity());
}

FailureOr<SmallVector<VMIMaskGranularityCastLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getMaskGranularityCastLayoutFactsForLayout(
    VMIMaskType sourceType, VMIMaskType resultType, VMICastLayoutPort port,
    VMILayoutAttr layout, std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIMaskGranularityCastLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  FailureOr<MaskGranularityCastQuery> query =
      buildMaskGranularityCastQuery(sourceType, resultType, layout, reason);
  if (failed(query)) {
    return failure();
  }

  MLIRContext *ctx = sourceType.getContext();
  SmallVector<VMIMaskGranularityCastLayoutFact, mlir::pto::kValue4> facts;
  for (const LegalMaskGranularityCastLayoutPattern &pattern :
       kLegalMaskGranularityCastLayoutPatterns) {
    if (!matchesMaskGranularityCastPattern(pattern, sourceType, resultType)) {
      continue;
    }

    VMILayoutAttr sourceLayout =
        materializeLayoutPattern(ctx, pattern.sourceLayout, query->numGroups);
    VMILayoutAttr resultLayout =
        materializeLayoutPattern(ctx, pattern.resultLayout, query->numGroups);
    if (!sourceLayout || !resultLayout) {
      continue;
    }

    if (port == VMICastLayoutPort::Source && sourceLayout != layout) {
      continue;
    }
    if (port == VMICastLayoutPort::Result && resultLayout != layout) {
      continue;
    }

    facts.push_back(makeMaskGranularityCastLayoutFact(
        sourceType, resultType, query->sourceBits, query->resultBits,
        sourceLayout, resultLayout));
  }

  if (facts.empty()) {
    if (port == VMICastLayoutPort::Source) {
      return fail("requires a legal mask granularity cast relation for the "
                  "source layout");
    }
    return fail("requires a legal mask granularity cast relation for the "
                "result layout");
  }
  return facts;
}

FailureOr<VMIMaskGranularityCastLayoutFact>
VMILayoutSupport::getMaskGranularityCastLayoutFactForLayouts(
    VMIMaskType sourceType, VMIMaskType resultType, VMILayoutAttr sourceLayout,
    VMILayoutAttr resultLayout, std::string *reason) const {
  auto fail =
      [reason](
          const Twine &message) -> FailureOr<VMIMaskGranularityCastLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  FailureOr<SmallVector<VMIMaskGranularityCastLayoutFact, mlir::pto::kValue4>> facts =
      getMaskGranularityCastLayoutFactsForLayout(
          sourceType, resultType, VMICastLayoutPort::Source, sourceLayout,
          reason);
  if (failed(facts)) {
    return failure();
  }

  std::optional<VMIMaskGranularityCastLayoutFact> selected;
  for (const VMIMaskGranularityCastLayoutFact &fact : *facts) {
    if (fact.resultLayout != resultLayout) {
      continue;
    }
    if (selected) {
      return fail("mask granularity cast layout query produced ambiguous "
                  "layout facts");
    }
    selected = fact;
  }
  if (!selected) {
    return fail("source/result layouts do not match a legal mask granularity "
                "cast table row");
  }
  return *selected;
}

FailureOr<VMILayoutAttr> VMILayoutSupport::getWidenSourceLayoutForResultLayout(
    VMIVRegType sourceType, VMIVRegType resultType,
    VMILayoutAttr requestedResultLayout, std::string *reason) const {
  FailureOr<VMICastLayoutFact> fact = getCastLayoutFactForResultLayout(
      sourceType, resultType, requestedResultLayout, reason);
  if (failed(fact)) {
    return failure();
  }
  return fact->sourceLayout;
}

static FailureOr<VMIInterleaveLayoutFact> getPreferredInterleaveLayoutFactImpl(
    ArrayRef<InterleaveLayoutPattern> patterns, VMIVRegType valueType,
    std::string *reason) {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIInterleaveLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  FailureOr<InterleaveLayoutKey> key =
      buildInterleaveLayoutKey(valueType, reason);
  if (failed(key)) {
    return failure();
  }

  for (const InterleaveLayoutPattern &pattern : patterns) {
    if (!matchesInterleaveLayoutPattern(pattern, valueType, *key)) {
      continue;
    }
    return materializeInterleaveLayoutFact(valueType.getContext(), pattern,
                                           *key);
  }

  return fail("requires a preferred interleave layout table row");
}

static FailureOr<SmallVector<VMIInterleaveLayoutFact, mlir::pto::kValue4>>
getInterleaveLayoutFactsForLayoutImpl(
    ArrayRef<InterleaveLayoutPattern> patterns, VMIVRegType valueType,
    VMIInterleaveLayoutPort port, VMILayoutAttr layout,
    std::string *reason) {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIInterleaveLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (!layout) {
    return fail("requires assigned interleave layout query port");
  }

  FailureOr<InterleaveLayoutKey> key =
      buildInterleaveLayoutKey(valueType, reason);
  if (failed(key)) {
    return failure();
  }

  SmallVector<VMIInterleaveLayoutFact, mlir::pto::kValue4> facts;
  for (const InterleaveLayoutPattern &pattern : patterns) {
    if (!matchesInterleaveLayoutPattern(pattern, valueType, *key)) {
      continue;
    }
    VMIInterleaveLayoutFact candidate =
        materializeInterleaveLayoutFact(valueType.getContext(), pattern, *key);

    VMILayoutAttr candidateLayout;
    switch (port) {
    case VMIInterleaveLayoutPort::Lhs:
      candidateLayout = candidate.lhsLayout;
      break;
    case VMIInterleaveLayoutPort::Rhs:
      candidateLayout = candidate.rhsLayout;
      break;
    case VMIInterleaveLayoutPort::Mask:
      candidateLayout = candidate.maskLayout;
      break;
    case VMIInterleaveLayoutPort::Low:
      candidateLayout = candidate.lowLayout;
      break;
    case VMIInterleaveLayoutPort::High:
      candidateLayout = candidate.highLayout;
      break;
    }
    if (candidateLayout == layout) {
      facts.push_back(candidate);
    }
  }

  if (facts.empty()) {
    return fail("interleave layout query port does not match a legal layout "
                "table row for the vector shape");
  }
  return facts;
}

struct InterleaveTypes {
  VMIVRegType lhs;
  VMIVRegType rhs;
  VMIMaskType mask;
  VMIVRegType low;
  VMIVRegType high;
};

struct InterleaveLayouts {
  VMILayoutAttr lhs;
  VMILayoutAttr rhs;
  VMILayoutAttr mask;
  VMILayoutAttr low;
  VMILayoutAttr high;
};

static LogicalResult validateInterleaveTypes(InterleaveTypes types,
                                             std::string *reason) {
  auto fail = [reason](const Twine &message) {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  int64_t elementCount = types.lhs.getElementCount();
  bool laneCountsMatch = elementCount == types.rhs.getElementCount() &&
                         elementCount == types.low.getElementCount() &&
                         elementCount == types.high.getElementCount() &&
                         elementCount == types.mask.getElementCount();
  if (!laneCountsMatch) {
    return fail("interleave layout requires all ports to share logical lane "
                "count");
  }
  Type elementType = types.lhs.getElementType();
  bool elementTypesMatch = elementType == types.rhs.getElementType() &&
                           elementType == types.low.getElementType() &&
                           elementType == types.high.getElementType();
  if (!elementTypesMatch) {
    return fail("interleave layout requires all data ports to share element "
                "type");
  }
  return success();
}

static FailureOr<InterleaveLayouts>
getInterleaveLayouts(InterleaveTypes types, std::string *reason) {
  InterleaveLayouts layouts{types.lhs.getLayoutAttr(), types.rhs.getLayoutAttr(),
                            types.mask.getLayoutAttr(), types.low.getLayoutAttr(),
                            types.high.getLayoutAttr()};
  bool allAssigned = layouts.lhs && layouts.rhs && layouts.mask && layouts.low &&
                     layouts.high;
  if (!allAssigned) {
    if (reason) {
      *reason = "requires assigned lhs/rhs/mask/low/high layouts";
    }
    return failure();
  }
  return layouts;
}

static bool matchesInterleaveLayouts(const VMIInterleaveLayoutFact &fact,
                                     InterleaveLayouts layouts) {
  return fact.rhsLayout == layouts.rhs && fact.maskLayout == layouts.mask &&
         fact.lowLayout == layouts.low && fact.highLayout == layouts.high;
}

static FailureOr<VMIInterleaveLayoutFact> getInterleaveLayoutFactForLayoutsImpl(
    ArrayRef<InterleaveLayoutPattern> patterns, InterleaveTypes types,
    std::string *reason) {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIInterleaveLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  if (failed(validateInterleaveTypes(types, reason))) {
    return failure();
  }
  FailureOr<InterleaveLayouts> layouts = getInterleaveLayouts(types, reason);
  if (failed(layouts)) {
    return failure();
  }

  FailureOr<SmallVector<VMIInterleaveLayoutFact, mlir::pto::kValue4>> facts =
      getInterleaveLayoutFactsForLayoutImpl(
          patterns, types.lhs, VMIInterleaveLayoutPort::Lhs, layouts->lhs,
          reason);
  if (failed(facts)) {
    return failure();
  }

  std::optional<VMIInterleaveLayoutFact> selected;
  for (const VMIInterleaveLayoutFact &fact : *facts) {
    if (!matchesInterleaveLayouts(fact, *layouts)) {
      continue;
    }
    if (selected) {
      return fail("interleave layout query produced ambiguous layout facts");
    }
    selected = fact;
  }
  if (!selected) {
    return fail("lhs/rhs/mask/low/high layouts do not match a legal "
                "interleave layout table row");
  }
  return *selected;
}

FailureOr<VMIInterleaveLayoutFact>
VMILayoutSupport::getPreferredVintlvLayoutFact(
    VMIVRegType valueType, std::string *reason) const {
  return getPreferredInterleaveLayoutFactImpl(kVintlvLayoutPatterns, valueType,
                                              reason);
}

FailureOr<VMIInterleaveLayoutFact>
VMILayoutSupport::getPreferredVdintlvLayoutFact(
    VMIVRegType valueType, std::string *reason) const {
  return getPreferredInterleaveLayoutFactImpl(kVdintlvLayoutPatterns, valueType,
                                              reason);
}

FailureOr<SmallVector<VMIInterleaveLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getVintlvLayoutFactsForLayout(
    VMIVRegType valueType, VMIInterleaveLayoutPort port, VMILayoutAttr layout,
    std::string *reason) const {
  return getInterleaveLayoutFactsForLayoutImpl(
      kVintlvLayoutPatterns, valueType, port, layout, reason);
}

FailureOr<SmallVector<VMIInterleaveLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getVdintlvLayoutFactsForLayout(
    VMIVRegType valueType, VMIInterleaveLayoutPort port, VMILayoutAttr layout,
    std::string *reason) const {
  return getInterleaveLayoutFactsForLayoutImpl(
      kVdintlvLayoutPatterns, valueType, port, layout, reason);
}

FailureOr<VMIInterleaveLayoutFact>
VMILayoutSupport::getVintlvLayoutFactForLayouts(
    VMIVRegType lhsType, VMIVRegType rhsType, VMIMaskType maskType,
    VMIVRegType lowType, VMIVRegType highType, std::string *reason) const {
  return getInterleaveLayoutFactForLayoutsImpl(
      kVintlvLayoutPatterns,
      InterleaveTypes{lhsType, rhsType, maskType, lowType, highType}, reason);
}

FailureOr<VMIInterleaveLayoutFact>
VMILayoutSupport::getVdintlvLayoutFactForLayouts(
    VMIVRegType lhsType, VMIVRegType rhsType, VMIMaskType maskType,
    VMIVRegType lowType, VMIVRegType highType, std::string *reason) const {
  return getInterleaveLayoutFactForLayoutsImpl(
      kVdintlvLayoutPatterns,
      InterleaveTypes{lhsType, rhsType, maskType, lowType, highType}, reason);
}

FailureOr<VMILoadLayoutFact>
VMILayoutSupport::getLoadLayoutFact(VMIVRegType resultType,
                                    std::string *reason) const {
  auto fail = [reason](const Twine &message) -> FailureOr<VMILoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = resultType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned result layout");
  }
  for (const DenseMemoryLayoutPattern &pattern : kDenseLoadLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   resultType.getElementType())) {
      continue;
    }
    if (!matchesElementCountPattern(pattern.elementCounts,
                                    resultType.getElementCount())) {
      continue;
    }
    if (!matchesLayoutPattern(resultType.getContext(), pattern.layout, layout)) {
      continue;
    }
    return VMILoadLayoutFact{layout};
  }

  return fail("result layout does not match a supported dense load table row");
}

FailureOr<VMIDeinterleaveLoadLayoutFact>
VMILayoutSupport::getPreferredDeinterleaveLoadLayoutFact(
    VMIVRegType valueType, std::string *reason) const {
  auto fail =
      [reason](
          const Twine &message) -> FailureOr<VMIDeinterleaveLoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  for (const DeinterleaveLoadLayoutPattern &pattern :
       kDeinterleaveLoadLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   valueType.getElementType())) {
      continue;
    }
    return materializeDeinterleaveLoadLayoutFact(valueType.getContext(),
                                                 pattern);
  }
  return fail("requires a preferred deinterleave_load layout table row");
}

FailureOr<SmallVector<VMIDeinterleaveLoadLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getDeinterleaveLoadLayoutFactsForLayout(
    VMIVRegType valueType, VMIDeinterleaveLoadLayoutPort port,
    VMILayoutAttr layout, std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIDeinterleaveLoadLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  if (!layout) {
    return fail("requires assigned deinterleave_load layout query port");
  }

  SmallVector<VMIDeinterleaveLoadLayoutFact, mlir::pto::kValue4> facts;
  for (const DeinterleaveLoadLayoutPattern &pattern :
       kDeinterleaveLoadLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   valueType.getElementType())) {
      continue;
    }
    VMIDeinterleaveLoadLayoutFact candidate =
        materializeDeinterleaveLoadLayoutFact(valueType.getContext(), pattern);
    VMILayoutAttr candidateLayout =
        port == VMIDeinterleaveLoadLayoutPort::Low ? candidate.lowLayout
                                                   : candidate.highLayout;
    if (candidateLayout == layout) {
      facts.push_back(candidate);
    }
  }
  if (facts.empty()) {
    return fail("deinterleave_load layout query port does not match a legal "
                "layout table row");
  }
  return facts;
}

FailureOr<VMIDeinterleaveLoadLayoutFact>
VMILayoutSupport::getDeinterleaveLoadLayoutFactForLayouts(
    VMIVRegType lowType, VMIVRegType highType, std::string *reason) const {
  auto fail =
      [reason](
          const Twine &message) -> FailureOr<VMIDeinterleaveLoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };
  if (lowType.getElementCount() != highType.getElementCount() ||
      lowType.getElementType() != highType.getElementType()) {
    return fail("deinterleave_load layout requires low/high to share shape "
                "and element type");
  }

  VMILayoutAttr lowLayout = lowType.getLayoutAttr();
  VMILayoutAttr highLayout = highType.getLayoutAttr();
  if (!lowLayout || !highLayout) {
    return fail("requires assigned low/high layouts");
  }

  FailureOr<SmallVector<VMIDeinterleaveLoadLayoutFact, mlir::pto::kValue4>> facts =
      getDeinterleaveLoadLayoutFactsForLayout(
          lowType, VMIDeinterleaveLoadLayoutPort::Low, lowLayout, reason);
  if (failed(facts)) {
    return failure();
  }
  for (const VMIDeinterleaveLoadLayoutFact &fact : *facts) {
    if (fact.highLayout == highLayout) {
      return fact;
    }
  }
  return fail("low/high layouts do not match a legal deinterleave_load layout "
              "table row");
}

/// Return whether a preferred dense layout table row matches the element
/// type/count pair of a value.
template <typename PatternTy>
static bool matchesPreferredLayoutPattern(const PatternTy &pattern, Type elementType,
                                          int64_t elementCount) {
  if (!pattern.preferred) {
    return false;
  }
  if (!matchesElementBitsPattern(pattern.elementBits, elementType)) {
    return false;
  }
  return matchesElementCountPattern(pattern.elementCounts, elementCount);
}

FailureOr<VMIStoreLayoutFact>
VMILayoutSupport::getStoreLayoutFact(VMIVRegType valueType,
                                     std::string *reason) const {
  auto fail = [reason](const Twine &message) -> FailureOr<VMIStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = valueType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned value layout");
  }
  for (const DenseMemoryLayoutPattern &pattern : kDenseStoreLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   valueType.getElementType())) {
      continue;
    }
    if (!matchesElementCountPattern(pattern.elementCounts,
                                    valueType.getElementCount())) {
      continue;
    }
    if (!matchesLayoutPattern(valueType.getContext(), pattern.layout, layout)) {
      continue;
    }
    return VMIStoreLayoutFact{layout};
  }

  return fail("value layout does not match a supported dense store table row");
}

FailureOr<VMIStoreLayoutFact>
VMILayoutSupport::getPreferredStoreLayoutFact(VMIVRegType valueType,
                                              std::string *reason) const {
  auto fail = [reason](const Twine &message) -> FailureOr<VMIStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (valueType.getLayoutAttr()) {
    return getStoreLayoutFact(valueType, reason);
  }

  for (const DenseMemoryLayoutPattern &pattern : kDenseStoreLayoutPatterns) {
    if (!matchesPreferredLayoutPattern(pattern, valueType.getElementType(),
                                       valueType.getElementCount())) {
      continue;
    }
    VMILayoutAttr layout =
        materializeLayoutPattern(valueType.getContext(), pattern.layout);
    if (!layout) {
      continue;
    }
    return VMIStoreLayoutFact{layout};
  }

  return fail("value type does not match a preferred dense store table row");
}

FailureOr<VMIMaskedStoreLayoutFact> VMILayoutSupport::getMaskedStoreLayoutFact(
    VMIVRegType valueType, VMIMaskType maskType, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIMaskedStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr valueLayout = valueType.getLayoutAttr();
  VMILayoutAttr maskLayout = maskType.getLayoutAttr();
  if (!valueLayout || !maskLayout) {
    return fail("requires assigned value/mask layouts");
  }
  for (const DenseMaskedStoreLayoutPattern &pattern :
       kDenseMaskedStoreLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   valueType.getElementType())) {
      continue;
    }
    if (!matchesElementCountPattern(pattern.elementCounts,
                                    valueType.getElementCount())) {
      continue;
    }
    if (!matchesLayoutPattern(valueType.getContext(), pattern.valueLayout,
                              valueLayout)) {
      continue;
    }
    if (!matchesLayoutPattern(maskType.getContext(), pattern.maskLayout,
                              maskLayout)) {
      continue;
    }
    return VMIMaskedStoreLayoutFact{valueLayout, maskLayout};
  }

  return fail("value/mask layouts do not match a supported dense masked store "
              "table row");
}

FailureOr<VMIMaskedStoreLayoutFact>
VMILayoutSupport::getPreferredMaskedStoreLayoutFact(
    VMIVRegType valueType, VMIMaskType maskType, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIMaskedStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr existingValueLayout = valueType.getLayoutAttr();
  VMILayoutAttr existingMaskLayout = maskType.getLayoutAttr();
  if (existingValueLayout && existingMaskLayout) {
    return getMaskedStoreLayoutFact(valueType, maskType, reason);
  }

  for (const DenseMaskedStoreLayoutPattern &pattern :
       kDenseMaskedStoreLayoutPatterns) {
    if (!matchesPreferredLayoutPattern(pattern, valueType.getElementType(),
                                       valueType.getElementCount())) {
      continue;
    }

    VMILayoutAttr valueLayout =
        materializeLayoutPattern(valueType.getContext(), pattern.valueLayout);
    VMILayoutAttr maskLayout =
        materializeLayoutPattern(maskType.getContext(), pattern.maskLayout);
    if (!valueLayout || !maskLayout) {
      continue;
    }
    if (existingValueLayout && existingValueLayout != valueLayout) {
      continue;
    }
    if (existingMaskLayout && existingMaskLayout != maskLayout) {
      continue;
    }
    return VMIMaskedStoreLayoutFact{valueLayout, maskLayout};
  }

  return fail("value/mask types do not match a preferred dense masked store "
              "table row");
}

FailureOr<VMIMaskedLoadLayoutFact> VMILayoutSupport::getMaskedLoadLayoutFact(
    VMIVRegType resultType, VMIMaskType maskType, VMIVRegType passthruType,
    std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIMaskedLoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  VMILayoutAttr maskLayout = maskType.getLayoutAttr();
  VMILayoutAttr passthruLayout = passthruType.getLayoutAttr();
  if (!resultLayout || !maskLayout || !passthruLayout) {
    return fail("requires assigned result/mask/passthru layouts");
  }
  for (const DenseMaskedLoadLayoutPattern &pattern :
       kDenseMaskedLoadLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   resultType.getElementType())) {
      continue;
    }
    if (!matchesLayoutPattern(resultType.getContext(), pattern.resultLayout,
                              resultLayout)) {
      continue;
    }
    if (!matchesLayoutPattern(maskType.getContext(), pattern.maskLayout,
                              maskLayout)) {
      continue;
    }
    if (!matchesLayoutPattern(passthruType.getContext(),
                              pattern.passthruLayout, passthruLayout)) {
      continue;
    }
    return VMIMaskedLoadLayoutFact{resultLayout, maskLayout, passthruLayout};
  }

  return fail("result/mask/passthru layouts do not match a supported dense "
              "masked_load table row");
}

static LogicalResult matchEnsureLayoutPattern(VMIVRegType sourceType,
                                              VMIVRegType resultType,
                                              VMILayoutAttr sourceLayout,
                                              VMILayoutAttr resultLayout,
                                              std::string *reason) {
  if (std::optional<LogicalResult> earlyExit =
          getEnsureLayoutEarlyExit(sourceLayout, resultLayout, reason)) {
    return *earlyExit;
  }

  int64_t numGroups =
      sourceLayout.isGroupSlots()
          ? sourceLayout.getNumGroups()
          : (resultLayout.isGroupSlots() ? resultLayout.getNumGroups() : 0);

  // Rows keyed on gsFit() reason about the carrier the value lives in, so they
  // need the physical lane width of the element type.
  FailureOr<int64_t> lanesPerPart =
      getDataLanesPerPart(sourceType.getElementType());
  int64_t carrierLanes = succeeded(lanesPerPart) ? *lanesPerPart : 0;

  for (const EnsureLayoutPattern &pattern : kEnsureLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits,
                                   sourceType.getElementType())) {
      continue;
    }
    if (!matchesElementCountPattern(pattern.elementCounts,
                                    sourceType.getElementCount())) {
      continue;
    }
    if (!matchesLayoutPattern(sourceType.getContext(), pattern.sourceLayout,
                              sourceLayout, numGroups, carrierLanes)) {
      continue;
    }
    if (!matchesLayoutPattern(resultType.getContext(), pattern.resultLayout,
                              resultLayout, numGroups, carrierLanes)) {
      continue;
    }
    return success();
  }

  // A dense value and a single-carrier group packet whose lane strides differ
  // is a bounded row above, like every other pair: the dense side has to stay
  // inside the packet's carrier for the normalization to be carrier-local.  A
  // dense value that spans several parts is not such a conversion and has no
  // producer, so it stays rejected here instead of being admitted and left to
  // the lowering, which could not materialize it.
  return failWithReason<LogicalResult>(
      reason,
      "source/result layouts do not match a supported ensure_layout table row");
}

static LogicalResult matchEnsureMaskLayoutPattern(VMIMaskType sourceType,
                                                  VMIMaskType resultType,
                                                  VMILayoutAttr sourceLayout,
                                                  VMILayoutAttr resultLayout,
                                                  std::string *reason) {
  if (std::optional<LogicalResult> earlyExit =
          getEnsureLayoutEarlyExit(sourceLayout, resultLayout, reason)) {
    return *earlyExit;
  }

  for (const EnsureMaskLayoutPattern &pattern : kEnsureMaskLayoutPatterns) {
    if (!matchesMaskGranularityPattern(pattern.granularity,
                                       sourceType.getGranularity())) {
      continue;
    }
    if (!matchesElementCountPattern(pattern.elementCounts,
                                    sourceType.getElementCount())) {
      continue;
    }
    if (!matchesLayoutPattern(sourceType.getContext(), pattern.sourceLayout,
                              sourceLayout)) {
      continue;
    }
    if (!matchesLayoutPattern(resultType.getContext(), pattern.resultLayout,
                              resultLayout)) {
      continue;
    }
    return success();
  }

  return failWithReason<LogicalResult>(
      reason,
      "source/result mask layouts do not match a supported ensure_mask_layout "
      "table row");
}

FailureOr<VMIEnsureLayoutFact> VMILayoutSupport::getEnsureLayoutFact(
    VMIVRegType sourceType, VMIVRegType resultType, std::string *reason) const {
  VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (failed(matchEnsureLayoutPattern(sourceType, resultType, sourceLayout,
                                      resultLayout, reason))) {
    return failure();
  }
  // A conversion that selects the same physical parts on both sides forwards
  // the register untouched.  Two such families exist: the identity pair, and a
  // one-element dense value against the single group slot that names the same
  // sole carrier lane.  Everything else rearranges lanes and is charged as
  // such by the cost model.
  bool oneLaneContiguousToGroup =
      sourceType.getElementCount() == 1 && sourceLayout.isContiguous() &&
      sourceLayout.getLaneStride() == 1 && resultLayout.isGroupSlots() &&
      resultLayout.getNumGroups() == 1 && resultLayout.getSlots() == 1;
  bool oneLaneGroupToContiguous =
      sourceType.getElementCount() == 1 && sourceLayout.isGroupSlots() &&
      sourceLayout.getNumGroups() == 1 && sourceLayout.getSlots() == 1 &&
      resultLayout.isContiguous() && resultLayout.getLaneStride() == 1;
  return VMIEnsureLayoutFact{sourceLayout, resultLayout,
                             sourceLayout == resultLayout ||
                                 oneLaneContiguousToGroup ||
                                 oneLaneGroupToContiguous};
}

FailureOr<VMIEnsureMaskLayoutFact> VMILayoutSupport::getEnsureMaskLayoutFact(
    VMIMaskType sourceType, VMIMaskType resultType, std::string *reason) const {
  VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (failed(matchEnsureMaskLayoutPattern(sourceType, resultType, sourceLayout,
                                          resultLayout, reason))) {
    return failure();
  }
  // A b32 predicate re-addressed to or from the block-deinterleaved form keeps
  // one predicate per data part in the same part order, so the mask register is
  // forwarded rather than rebuilt.  The identity pair is forwarded as well.
  bool forwardsPhysicalParts =
      sourceLayout == resultLayout ||
      (sourceLayout.isContiguous() && sourceLayout.getLaneStride() == 1 &&
       resultLayout.isBlockDeinterleaved()) ||
      (sourceLayout.isBlockDeinterleaved() && resultLayout.isContiguous() &&
       resultLayout.getLaneStride() == 1);
  return VMIEnsureMaskLayoutFact{sourceLayout, resultLayout,
                                 forwardsPhysicalParts};
}

FailureOr<VMIGroupSlotLayoutFact> VMILayoutSupport::getGroupSlotLoadLayoutFact(
    VMIVRegType resultType, int64_t numGroups, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupSlotLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = resultType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned result layout");
  }

  if (!isSupportedGroupSlotMemoryLayout(layout, numGroups)) {
    return fail("result layout does not match a supported group_slot_load "
                "table row");
  }

  return VMIGroupSlotLayoutFact{layout, numGroups, layout.getSlots()};
}

FailureOr<VMIGroupLoadLayoutFact>
VMILayoutSupport::getGroupLoadLayoutFact(VMIGroupLoadOp op,
                                         std::string *reason) const {
  return getGroupLoadLayoutFact(cast<VMIVRegType>(op.getResult().getType()),
                                op.getRowStride(),
                                op.getNumGroupsAttr().getInt(), reason);
}

FailureOr<VMIGroupLoadLayoutFact> VMILayoutSupport::getGroupLoadLayoutFact(
    VMIVRegType resultType, Value rowStride, int64_t numGroups,
    std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupLoadLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = resultType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned result layout");
  }

  unsigned elementBits =
      pto::getPTOStorageElemBitWidth(resultType.getElementType());
  if (elementBits == 0) {
    return fail("group_load requires known element bit width");
  }
  std::optional<int64_t> stride = getConstantIndexValue(rowStride);

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      resultType, numGroups,
      "group_load layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  for (const GroupLoadLayoutPattern &pattern : kGroupLoadLayoutPatterns) {
    if (!matchesElementBitsPattern(pattern.elementBits, elementBits)) {
      continue;
    }
    if (!matchesGroupBlockPattern(pattern.block, *key)) {
      continue;
    }
    if (!matchesGroupLoadMemoryPattern(pattern.memory, stride, key->groupSize,
                                       elementBits)) {
      continue;
    }
    if (!matchesLayoutPattern(resultType.getContext(), pattern.resultLayout,
                              layout)) {
      continue;
    }
    return VMIGroupLoadLayoutFact{
        getGroupBlockClassFromPattern(pattern.block), layout, key->groupSize};
  }

  return fail("result layout, group size, and row_stride do not match a "
              "supported group_load table row");
}

FailureOr<VMIGroupSlotLayoutFact> VMILayoutSupport::getGroupStoreLayoutFact(
    VMIVRegType valueType, int64_t numGroups, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupSlotLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = valueType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned value layout");
  }
  if (!isSupportedGroupSlotMemoryLayout(layout, numGroups)) {
    return fail("value layout does not match a supported group_store table "
                "row");
  }
  return VMIGroupSlotLayoutFact{layout, numGroups, layout.getSlots()};
}

FailureOr<VMIGroupStoreLayoutFact> VMILayoutSupport::getGroupStoreLayoutFact(
    VMIGroupStoreOp op, VMIVRegType valueType, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  VMILayoutAttr layout = valueType.getLayoutAttr();
  if (!layout) {
    return fail("requires assigned value layout");
  }

  int64_t numGroups = op.getNumGroupsAttr().getInt();
  if (layout.isGroupSlots()) {
    if (failed(getGroupStoreLayoutFact(valueType, numGroups, reason))) {
      return failure();
    }
    // A short packet of four or eight group values whose payload does not fill
    // one physical chunk cannot be written in its lane-strided form directly:
    // the store first packs it into unit-stride group slots, and that staging
    // layout is what the cost model has to charge.
    VMILayoutAttr stagingLayout;
    unsigned elementBits =
        pto::getPTOStorageElemBitWidth(valueType.getElementType());
    int64_t payloadBits =
        valueType.getElementCount() * static_cast<int64_t>(elementBits);
    std::optional<int64_t> rowStride = getConstantIndexValue(op.getRowStride());
    bool compactSmallStore =
        layout.getSlots() == 8 && layout.getLaneStride() != 1 &&
        (layout.getLaneStride() == 2 || layout.getLaneStride() == 4) &&
        (valueType.getElementCount() == 4 ||
         valueType.getElementCount() == 8) &&
        numGroups == valueType.getElementCount() && elementBits > 0 &&
        payloadBits > 0 && payloadBits < 256 && payloadBits % 32 == 0 &&
        rowStride && *rowStride == 1;
    if (compactSmallStore) {
      stagingLayout = VMILayoutAttr::getGroupSlots(
          valueType.getContext(), layout.getNumGroups(), layout.getSlots());
    }
    return VMIGroupStoreLayoutFact{layout, stagingLayout};
  }

  if (pto::getPTOStorageElemBitWidth(valueType.getElementType()) == 0) {
    return fail("group_store requires known element bit width");
  }

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      valueType, numGroups,
      "group_store layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  std::optional<int64_t> rowStride =
      getConstantIndexValue(op.getRowStride());
  for (const GroupStoreLayoutPattern &pattern : kGroupStoreLayoutPatterns) {
    if (!matchesGroupStoreLayoutPattern(pattern, valueType, *key, rowStride)) {
      continue;
    }
    if (!matchesLayoutPattern(valueType.getContext(), pattern.valueLayout,
                              layout)) {
      continue;
    }
    VMIGroupStoreLayoutFact fact =
        materializeGroupStoreLayoutFact(valueType.getContext(), pattern, *key);
    fact.valueLayout = layout;
    return fact;
  }

  return fail("value layout, group size, and row_stride do not match a "
              "supported group_store table row");
}


FailureOr<SmallVector<VMIGroupStoreLayoutFact, mlir::pto::kValue4>>
VMILayoutSupport::getGroupStoreLayoutFactsForLayout(
    VMIGroupStoreOp op, VMIVRegType valueType, VMILayoutAttr layout,
    std::string *reason) const {
  auto fail = [reason](const Twine &message)
      -> FailureOr<SmallVector<VMIGroupStoreLayoutFact, 4>> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (!layout) {
    return fail("requires assigned group_store value layout");
  }

  MLIRContext *ctx = valueType.getContext();
  auto sourceType = VMIVRegType::get(ctx, valueType.getElementCount(),
                                    valueType.getElementType(), layout);
  FailureOr<VMIGroupStoreLayoutFact> directFact =
      getGroupStoreLayoutFact(op, sourceType, nullptr);
  if (succeeded(directFact)) {
    return SmallVector<VMIGroupStoreLayoutFact, mlir::pto::kValue4>{*directFact};
  }

  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      valueType, op.getNumGroupsAttr().getInt(),
      "group_store layout table has no row for this group size", reason);
  if (failed(key)) {
    return failure();
  }

  std::optional<int64_t> rowStride =
      getConstantIndexValue(op.getRowStride());
  SmallVector<VMIGroupStoreLayoutFact, mlir::pto::kValue4> facts;
  appendMaterializableGroupStoreFacts(
      *this, {valueType, sourceType, *key, rowStride}, facts);

  if (facts.empty()) {
    return fail("value layout cannot be used directly or materialized to a "
                "supported group_store layout table row");
  }
  return facts;
}

FailureOr<VMIGroupStoreLayoutFact>
VMILayoutSupport::getPreferredGroupStoreLayoutFact(
    VMIGroupStoreOp op, VMIVRegType valueType, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  int64_t numGroups = op.getNumGroupsAttr().getInt();
  std::optional<VMIGroupStoreLayoutFact> slotFact =
      getPreferredGroupSlotStoreFact(*this, op, valueType, numGroups);
  if (slotFact) {
    return *slotFact;
  }

  if (pto::getPTOStorageElemBitWidth(valueType.getElementType()) == 0) {
    return fail("group_store requires known element bit width");
  }
  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      valueType, numGroups,
      "group_store preferred layout table has no row for this group size",
      reason);
  if (failed(key)) {
    return failure();
  }

  std::optional<int64_t> rowStride =
      getConstantIndexValue(op.getRowStride());
  const GroupStoreLayoutPattern *selected =
      selectPreferredGroupStorePattern(valueType, *key, rowStride);
  if (selected) {
    return materializeGroupStoreLayoutFact(valueType.getContext(), *selected,
                                           *key);
  }

  return fail("value type, group size, and row_stride do not match a "
              "preferred group_store table row");
}

FailureOr<VMIGroupStoreLayoutFact>
VMILayoutSupport::getHighPriorityGroupStoreLayoutFact(
    VMIGroupStoreOp op, VMIVRegType valueType, std::string *reason) const {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIGroupStoreLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (pto::getPTOStorageElemBitWidth(valueType.getElementType()) == 0) {
    return fail("group_store requires known element bit width");
  }
  FailureOr<GroupLayoutKey> key = buildGroupLayoutKey(
      valueType, op.getNumGroupsAttr().getInt(),
      "high-priority group_store layout table has no row for this group size",
      reason);
  if (failed(key)) {
    return failure();
  }

  std::optional<int64_t> rowStride =
      getConstantIndexValue(op.getRowStride());
  for (const GroupStoreLayoutPattern &pattern : kGroupStoreLayoutPatterns) {
    if (pattern.priority != GroupStoreLayoutPriority::High) {
      continue;
    }
    if (!matchesGroupStoreLayoutPattern(pattern, valueType, *key, rowStride)) {
      continue;
    }
    VMIGroupStoreLayoutFact fact = materializeGroupStoreLayoutFact(
        valueType.getContext(), pattern, *key);
    if (!fact.valueLayout) {
      continue;
    }
    return fact;
  }

  return fail("value type, group size, and row_stride do not match a "
              "high-priority group_store table row");
}

template <typename OpTy>
static FailureOr<VMIHistogramLayoutFact>
getHistogramLayoutFactImpl(OpTy op, ArrayRef<HistogramLayoutPattern> patterns,
                           StringRef opName, std::string *reason) {
  auto fail =
      [reason](const Twine &message) -> FailureOr<VMIHistogramLayoutFact> {
    if (reason) {
      *reason = message.str();
    }
    return failure();
  };

  if (patterns.empty()) {
    return fail(opName + " histogram layout table has no row");
  }

  auto accType = cast<VMIVRegType>(op.getAcc().getType());
  auto sourceType = cast<VMIVRegType>(op.getSource().getType());
  auto maskType = cast<VMIMaskType>(op.getMask().getType());
  auto resultType = cast<VMIVRegType>(op.getResult().getType());

  VMILayoutAttr accLayout = accType.getLayoutAttr();
  VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
  VMILayoutAttr maskLayout = maskType.getLayoutAttr();
  VMILayoutAttr resultLayout = resultType.getLayoutAttr();
  if (!accLayout || !sourceLayout || !maskLayout || !resultLayout) {
    return fail("requires assigned acc/source/mask/result layouts");
  }

  MLIRContext *ctx = op.getContext();
  for (const HistogramLayoutPattern &pattern : patterns) {
    if (!matchesLayoutPattern(ctx, pattern.accLayout, accLayout) ||
        !matchesLayoutPattern(ctx, pattern.sourceLayout, sourceLayout) ||
        !matchesLayoutPattern(ctx, pattern.maskLayout, maskLayout) ||
        !matchesLayoutPattern(ctx, pattern.resultLayout, resultLayout)) {
      continue;
    }

    VMIHistogramLayoutFact fact;
    fact.accLayout = accLayout;
    fact.sourceLayout = sourceLayout;
    fact.maskLayout = maskLayout;
    fact.resultLayout = resultLayout;
    return fact;
  }

  return fail(opName + " acc/source/mask/result layouts do not match a "
                       "histogram layout table row");
}

FailureOr<VMIHistogramLayoutFact>
VMILayoutSupport::getVdhistLayoutFact(VMIVdhistOp op,
                                     std::string *reason) const {
  return getHistogramLayoutFactImpl(op, kVdhistLayoutPatterns, "vdhist", reason);
}

FailureOr<VMIHistogramLayoutFact>
VMILayoutSupport::getVchistLayoutFact(VMIVchistOp op,
                                     std::string *reason) const {
  // vchist shares the same layout constraints as vdhist (same base class, same
  // signature).  When kVdhistLayoutPatterns is updated, review whether vchist
  // should inherit the new patterns.
  return getHistogramLayoutFactImpl(op, kVdhistLayoutPatterns, "vchist", reason);
}

LogicalResult
VMILayoutSupport::getVdhistSupport(VMIVdhistOp op, std::string *reason) const {
  return getVdhistLayoutFact(op, reason);
}

LogicalResult
VMILayoutSupport::getVchistSupport(VMIVchistOp op, std::string *reason) const {
  return getVchistLayoutFact(op, reason);
}

// Textual include units that keep this file under the source-size gate: the
// width-changing bitcast queries, the direction-spine-scoped cast layout
// queries, the op-qualified relation support queries the layout cost model
// reads, and the vexpdif layout queries.
#include "VMILayoutSupportBitcast.inc"
#include "VMILayoutSupportSpineScoped.inc"
#include "VMILayoutSupportRelationQueries.inc"
#include "VMILayoutSupportVexpdifQueries.inc"

} // namespace pto
} // namespace mlir
