<!--
 
 @LICENSE@
-->


<?xml version='1.0' standalone="no"?>

<!DOCTYPE hardware SYSTEM "hw.dtd">

<hardware>
 <name>xd1</name>  <!-- Cray -->
 <chip type="fpga">
  <count>1</count>
  <name>Xilinx_Virtex-II_Pro_50</name> 
  <area_max_usage>.9</area_max_usage>
  <area_min_usage>.15</area_min_usage>
  <area>33792</area>

  <resource type="register">
    <name>user_registers</name>
    <address>0x4000000</address>
  </resource>

  <resource type="blockram">
   <count>232</count>
   <size>18432</size> <!-- 18 Kb -->
  </resource>
 
  <resource type="multiplier">
    <count>232</count>
    <dimension1>18</dimension1>
    <dimension2>18</dimension2>
  </resource>

 </chip>

 <!-- QDR SRAM --> 
 <chip type="ram">
  <count>4</count>
  <name>qdr_sram</name>
  <word_size>64</word_size> <!-- 8 X 8-bit bytes -->
  <size>524288</size>  <!-- # 64b words --> <!-- supposed to be 524288 -->
  <address>0x0</address>

  <port type="address_read">
   <size>20</size>
   <count> 1 </count>
   <clock>1</clock>
  </port>

  <port type="address_write">
   <size>20</size>
   <count> 1 </count>
   <clock>1</clock>
  </port>

  <port type="data_read">
   <count>1</count>
   <size>64</size>
   <read_latency>8</read_latency>
   <clock>1</clock>
  </port>

  <port type="data_write">
   <count>1</count>
   <size>64</size>
   <write_latency>1</write_latency>
   <clock>1</clock>
  </port>

 </chip>

</hardware>
