INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.srcs/sources_1/imports/hw/tb_generator_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_generator_corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/danielrb/Dropbox/tesi/ldpc/hw/simulation/ldpc_sim/ldpc_sim.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
