
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.dcp' for cell 'system_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/leds/U0'
Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
Finished Parsing XDC File [/home/demian/UPM/ISPR/Labs/lab1/lab1.srcs/constrs_1/imports/Lab 1 sources-20180207/lab1_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.969 ; gain = 337.832 ; free physical = 281 ; free virtual = 2167
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1496.980 ; gain = 50.016 ; free physical = 272 ; free virtual = 2158
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152c1e7be

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 177 ; free virtual = 1764
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c3dc8559

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 132 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17a450ef2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 129 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17a450ef2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17a450ef2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763
Ending Logic Optimization Task | Checksum: 17a450ef2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 176 ; free virtual = 1763

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1303a099c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1928.473 ; gain = 0.000 ; free physical = 175 ; free virtual = 1763
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1928.473 ; gain = 482.504 ; free physical = 175 ; free virtual = 1763
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1952.484 ; gain = 0.000 ; free physical = 168 ; free virtual = 1758
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1960.488 ; gain = 0.000 ; free physical = 153 ; free virtual = 1749
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 89a48916

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1960.488 ; gain = 0.000 ; free physical = 153 ; free virtual = 1749
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1960.488 ; gain = 0.000 ; free physical = 154 ; free virtual = 1751

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 150d20627

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1960.488 ; gain = 0.000 ; free physical = 117 ; free virtual = 1725

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 155123920

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.500 ; gain = 3.012 ; free physical = 142 ; free virtual = 1728

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 155123920

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.500 ; gain = 3.012 ; free physical = 142 ; free virtual = 1728
Phase 1 Placer Initialization | Checksum: 155123920

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.500 ; gain = 3.012 ; free physical = 142 ; free virtual = 1728

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 154da58c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 154da58c3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 215c64283

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b6b26141

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b6b26141

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15610dcbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1724

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2013df72c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1974ffb8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1974ffb8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726
Phase 3 Detail Placement | Checksum: 1974ffb8d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20b9411d5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20b9411d5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.576. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 26335109e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726
Phase 4.1 Post Commit Optimization | Checksum: 26335109e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26335109e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26335109e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a1b7a9ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a1b7a9ed

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 125 ; free virtual = 1726
Ending Placer Task | Checksum: ac308ef2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 128 ; free virtual = 1729
49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.512 ; gain = 27.023 ; free physical = 128 ; free virtual = 1729
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1987.512 ; gain = 0.000 ; free physical = 120 ; free virtual = 1724
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1987.512 ; gain = 0.000 ; free physical = 131 ; free virtual = 1733
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1987.512 ; gain = 0.000 ; free physical = 138 ; free virtual = 1740
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1987.512 ; gain = 0.000 ; free physical = 138 ; free virtual = 1740
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 719dd9ea ConstDB: 0 ShapeSum: 3a92b508 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16699a2b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.504 ; gain = 52.992 ; free physical = 129 ; free virtual = 1606

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16699a2b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.504 ; gain = 52.992 ; free physical = 128 ; free virtual = 1609

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16699a2b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.504 ; gain = 52.992 ; free physical = 112 ; free virtual = 1594

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16699a2b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.504 ; gain = 52.992 ; free physical = 112 ; free virtual = 1594
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ffc4da4f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 109 ; free virtual = 1584
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.617  | TNS=0.000  | WHS=-0.143 | THS=-16.346|

Phase 2 Router Initialization | Checksum: 1d4bebb10

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 104 ; free virtual = 1583

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 18e5386a3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 146 ; free virtual = 1580

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.742  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2b84aa6f9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.525  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dd2bffd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578
Phase 4 Rip-up And Reroute | Checksum: dd2bffd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: dd2bffd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: dd2bffd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578
Phase 5 Delay and Skew Optimization | Checksum: dd2bffd0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb30fcd2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 145 ; free virtual = 1578
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.640  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 137114a12

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 146 ; free virtual = 1578
Phase 6 Post Hold Fix | Checksum: 137114a12

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 148 ; free virtual = 1577

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.459741 %
  Global Horizontal Routing Utilization  = 0.615579 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14bf83a34

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 148 ; free virtual = 1578

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14bf83a34

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 147 ; free virtual = 1577

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14c5d1a60

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 143 ; free virtual = 1575

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.640  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14c5d1a60

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 142 ; free virtual = 1576
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 159 ; free virtual = 1593

Routing Is Done.
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2047.504 ; gain = 59.992 ; free physical = 158 ; free virtual = 1594
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2047.504 ; gain = 0.000 ; free physical = 153 ; free virtual = 1591
INFO: [Common 17-1381] The checkpoint '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/demian/UPM/ISPR/Labs/lab1/lab1.runs/impl_4/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb 18 16:47:23 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2402.223 ; gain = 293.445 ; free physical = 399 ; free virtual = 1519
INFO: [Common 17-206] Exiting Vivado at Sun Feb 18 16:47:26 2018...
