<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Seasons on </title>
    <link>https://www.openhwgroup.org/resources/openhwtv/seasons/</link>
    <description>Recent content in Seasons on </description>
    <generator>Hugo -- gohugo.io</generator>
    <managingEditor>info@openhwgroup.org (OpenHW Group)</managingEditor>
    <webMaster>info@openhwgroup.org (OpenHW Group)</webMaster>
    <lastBuildDate>Wed, 08 Jul 2020 10:00:45 -0400</lastBuildDate><atom:link href="https://www.openhwgroup.org/resources/openhwtv/seasons/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Season 1</title>
      <link>https://www.openhwgroup.org/resources/openhwtv/seasons/season1/</link>
      <pubDate>Wed, 08 Jul 2020 10:00:45 -0400</pubDate>
      <author>info@openhwgroup.org (OpenHW Group)</author>
      <guid>https://www.openhwgroup.org/resources/openhwtv/seasons/season1/</guid>
      <description>OpenHW TV S01 E05CORE V CVE4 Functional RTL Freeze Milestone Oct 29, 2020
 Back in June, the first episode of OpenHW TV looked at the CORE-V Verification Test Bench and our open-source RISC-V processor IP design verification plan. Just 4 months on and OpenHW Group is approaching the Functional RTL Freeze milestone for the CVE4. This episode looks at what the Functional RTL Freeze milestone means and how learnings from our early verification efforts have shaped our test bench progress, highlighting bugs and coverage gaps to help us deliver commercial grade, industrial quality verification work.</description>
    </item>
    
  </channel>
</rss>
