
---------- Begin Simulation Statistics ----------
final_tick                               1028568907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58182                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715184                       # Number of bytes of host memory used
host_op_rate                                    58373                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19004.47                       # Real time elapsed on the host
host_tick_rate                               54122483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105713075                       # Number of instructions simulated
sim_ops                                    1109338444                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.028569                       # Number of seconds simulated
sim_ticks                                1028568907000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.482317                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143487236                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164018559                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13211448                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        224288755                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18416076                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18535779                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          119703                       # Number of indirect misses.
system.cpu0.branchPred.lookups              285231472                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863936                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811482                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8932252                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260657618                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29000052                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       88197027                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050644429                       # Number of instructions committed
system.cpu0.commit.committedOps            1052458425                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1899706635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.554011                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308012                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1380264178     72.66%     72.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    317513113     16.71%     89.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     71739174      3.78%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67915448      3.58%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19981062      1.05%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7423015      0.39%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2413270      0.13%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3457323      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29000052      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1899706635                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855974                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015845099                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326205358                       # Number of loads committed
system.cpu0.commit.membars                    3625353                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625359      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583829004     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328016832     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127145788     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052458425                       # Class of committed instruction
system.cpu0.commit.refs                     455162644                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050644429                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052458425                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.954503                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.954503                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            293642411                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4287593                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142075242                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1166552297                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               805085990                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                803550479                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8943431                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7843756                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5370340                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  285231472                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204714051                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1106367462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5625075                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          175                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1190947327                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26445256                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138901                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         797002362                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161903312                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579963                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1916592651                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623947                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908303                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1074965943     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               617864999     32.24%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               134462411      7.02%     95.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69581769      3.63%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9154415      0.48%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5329889      0.28%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1499225      0.08%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816638      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1917362      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1916592651                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      46                       # number of floating regfile writes
system.cpu0.idleCycles                      136894708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9027834                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269202059                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537301                       # Inst execution rate
system.cpu0.iew.exec_refs                   482638228                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133724561                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              248443425                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            358609899                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3564805                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4811361                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           139851867                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1140640327                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            348913667                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8485444                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1103340827                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2013301                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2525716                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8943431                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6553938                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        84153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15778237                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        44918                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12513                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4256419                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     32404541                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10894581                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12513                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1146562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7881272                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                454180500                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1093685306                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884672                       # average fanout of values written-back
system.cpu0.iew.wb_producers                401800570                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532599                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1093755797                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1349203810                       # number of integer regfile reads
system.cpu0.int_regfile_writes              698801858                       # number of integer regfile writes
system.cpu0.ipc                              0.511639                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511639                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626895      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            611113377     54.96%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8034396      0.72%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811544      0.16%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353681678     31.81%     87.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133558295     12.01%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             49      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1111826272                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     89                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                176                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           70                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               256                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2070506                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001862                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 368179     17.78%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1544862     74.61%     92.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               157463      7.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1110269794                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4142425118                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1093685236                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1228833696                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1129952839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1111826272                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10687488                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       88181898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           109594                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5246084                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48323489                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1916592651                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580106                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.800408                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1106407183     57.73%     57.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565810702     29.52%     87.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          201590685     10.52%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33231831      1.73%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6222266      0.32%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2207447      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             761200      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             245488      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             115849      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1916592651                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541433                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         26074281                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4560557                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           358609899                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          139851867                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1508                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2053487359                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3651032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              266310126                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670543957                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10399414                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               816465057                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7007055                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36550                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1411494361                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1154696602                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          741083858                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                795911712                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10290947                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8943431                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             28825285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70539893                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1411494321                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        137040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4772                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21719990                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4765                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3011342951                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2298212493                       # The number of ROB writes
system.cpu0.timesIdled                       25697459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1475                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.717044                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9127433                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9844396                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2009460                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17235698                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            346130                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         666915                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          320785                       # Number of indirect misses.
system.cpu1.branchPred.lookups               19036469                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4913                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1129436                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12200823                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1171171                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20193017                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55068646                       # Number of instructions committed
system.cpu1.commit.committedOps              56880019                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    326199971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174372                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.815213                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302290761     92.67%     92.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11964541      3.67%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4019744      1.23%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3585203      1.10%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1010504      0.31%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       344683      0.11%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1707966      0.52%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105398      0.03%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1171171      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    326199971                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502204                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52966014                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16124618                       # Number of loads committed
system.cpu1.commit.membars                    3622518                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622518      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32005789     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17935815     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3315756      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56880019                       # Class of committed instruction
system.cpu1.commit.refs                      21251583                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55068646                       # Number of Instructions Simulated
system.cpu1.committedOps                     56880019                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.984726                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.984726                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            284820079                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               886181                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8425350                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              82342566                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11578799                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27526468                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1129858                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1251757                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4298391                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   19036469                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11685852                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    314538321                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121287                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      92773262                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                4019772                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057761                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12805335                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9473563                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.281497                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329353595                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.292194                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.782269                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               275032507     83.51%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29039439      8.82%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14711893      4.47%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6277337      1.91%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2847372      0.86%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1126529      0.34%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  315073      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     125      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3320      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329353595                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         217141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1186018                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14434902                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194866                       # Inst execution rate
system.cpu1.iew.exec_refs                    22518759                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5217050                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247895457                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             21753559                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2535247                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           813209                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6740028                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77063702                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17301709                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1104782                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64222069                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1918630                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1636731                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1129858                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5543553                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          272489                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8260                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2129                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5628941                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1613063                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           446                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       200905                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985113                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36204617                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63775859                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.862409                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31223173                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193512                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63792622                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80003174                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42610132                       # number of integer regfile writes
system.cpu1.ipc                              0.167092                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167092                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39039720     59.76%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.31% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19243648     29.46%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3420712      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65326851                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1882458                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028816                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 281934     14.98%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1431508     76.04%     91.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169014      8.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63586669                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461998175                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63775847                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97247729                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69459049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65326851                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7604653                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       20183682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           108446                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2170394                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13052588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329353595                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.651344                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288734546     87.67%     87.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27166793      8.25%     95.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7204002      2.19%     98.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2904791      0.88%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2463944      0.75%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             314299      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             387484      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             136382      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              41354      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329353595                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198218                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15004066                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1682924                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            21753559                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6740028                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       329570736                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1727558923                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265575099                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37990128                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11198890                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13970830                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1473498                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15839                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             98472653                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              79740418                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           54261523                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27964646                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7064764                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1129858                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20687734                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16271395                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        98472641                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25428                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               589                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22433553                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           586                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402101589                       # The number of ROB reads
system.cpu1.rob.rob_writes                  157305062                       # The number of ROB writes
system.cpu1.timesIdled                           2666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6677500                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1906                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6713188                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                150706                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9193368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18335254                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1935413                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70259                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59156698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3756477                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118302309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3826736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6901521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2770937                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6370816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2290995                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2290992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6901521                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27527767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27527767                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    765660800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               765660800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9193501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9193501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9193501                       # Request fanout histogram
system.membus.respLayer1.occupancy        47528815321                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31805567917                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       228190000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   362970529.159639                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       127000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    970843500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1026743387000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1825520000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    173130501                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       173130501                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    173130501                       # number of overall hits
system.cpu0.icache.overall_hits::total      173130501                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31583550                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31583550                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31583550                       # number of overall misses
system.cpu0.icache.overall_misses::total     31583550                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 412067289495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 412067289495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 412067289495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 412067289495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204714051                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204714051                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204714051                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204714051                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.154281                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154281                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.154281                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154281                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13046.895916                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13046.895916                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13046.895916                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13046.895916                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3968                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.532468                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29789215                       # number of writebacks
system.cpu0.icache.writebacks::total         29789215                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1794301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1794301                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1794301                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1794301                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29789249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29789249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29789249                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29789249                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365599524998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365599524998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365599524998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365599524998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.145516                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.145516                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.145516                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.145516                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12272.868141                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12272.868141                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12272.868141                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12272.868141                       # average overall mshr miss latency
system.cpu0.icache.replacements              29789215                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    173130501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      173130501                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31583550                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31583550                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 412067289495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 412067289495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204714051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204714051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.154281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13046.895916                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13046.895916                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1794301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1794301                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29789249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29789249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365599524998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365599524998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.145516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.145516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12272.868141                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12272.868141                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202919504                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29789215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.811845                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        439217349                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       439217349                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411208640                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411208640                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411208640                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411208640                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44509536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44509536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44509536                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44509536                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 980159377419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 980159377419                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 980159377419                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 980159377419                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455718176                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455718176                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455718176                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455718176                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097669                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097669                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097669                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097669                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22021.334426                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22021.334426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22021.334426                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22021.334426                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4465407                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       227454                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2686                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.699664                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.681310                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27621822                       # number of writebacks
system.cpu0.dcache.writebacks::total         27621822                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17639112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17639112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17639112                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17639112                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26870424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26870424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26870424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26870424                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 450773638264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 450773638264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 450773638264                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 450773638264                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058963                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058963                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058963                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058963                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16775.829003                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16775.829003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16775.829003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16775.829003                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27621822                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295719391                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295719391                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32856069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32856069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 621786660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 621786660000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328575460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328575460                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099996                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099996                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18924.560330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18924.560330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11020286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11020286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21835783                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21835783                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 323203344000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 323203344000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066456                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14801.545885                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14801.545885                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115489249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115489249                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11653467                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11653467                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 358372717419                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 358372717419                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127142716                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127142716                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30752.454820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30752.454820                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6618826                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6618826                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5034641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5034641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 127570294264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 127570294264                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039598                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25338.508598                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25338.508598                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8943000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8943000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430920                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430920                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6561.261922                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6561.261922                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1349                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004426                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004426                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64214.285714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2948                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       663000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       663000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4839.416058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4839.416058                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       526000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       526000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044408                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044408                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3839.416058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3839.416058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760768                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65153910500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65153910500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811482                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419970                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419970                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85642.285822                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85642.285822                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760768                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64393142500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64393142500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419970                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84642.285822                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84642.285822                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987502                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439894993                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27630960                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.920366                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987502                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942702804                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942702804                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29728691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25657413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              321435                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55708598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29728691                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25657413                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1059                       # number of overall hits
system.l2.overall_hits::.cpu1.data             321435                       # number of overall hits
system.l2.overall_hits::total                55708598                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             60552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1962923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1406709                       # number of demand (read+write) misses
system.l2.demand_misses::total                3431947                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            60552                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1962923                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1763                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1406709                       # number of overall misses
system.l2.overall_misses::total               3431947                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5302626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 188300025999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    164566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 142756546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     336523764499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5302626000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 188300025999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    164566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 142756546500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    336523764499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29789243                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27620336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1728144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59140545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29789243                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27620336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1728144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59140545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002033                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071068                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.624734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058030                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002033                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071068                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.624734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058030                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87571.442727                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95928.381296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93344.299490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101482.642465                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98056.224207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87571.442727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95928.381296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93344.299490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101482.642465                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98056.224207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                372                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             93                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5381158                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2770937                       # number of writebacks
system.l2.writebacks::total                   2770937                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         200237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              296524                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        200237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             296524                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        60450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1762686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1310529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3135423                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        60450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1762686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1310529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6153982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9289405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4690970000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 156408290999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    146681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 121850342001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 283096284000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4690970000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 156408290999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    146681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 121850342001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 485564458145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 768660742145                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.622962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.758345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.622962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.758345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.157073                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77600.827130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88732.928610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83436.291240                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92977.982174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90289.662352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77600.827130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88732.928610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83436.291240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92977.982174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78902.482676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82745.960817                       # average overall mshr miss latency
system.l2.replacements                       12849742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7433079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7433079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7433079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7433079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51587805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51587805                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51587805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51587805                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6153982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6153982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 485564458145                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 485564458145                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78902.482676                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78902.482676                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.969697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.938462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3155.172414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4450.819672                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       642000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       571000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1213000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.969697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.938462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20062.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19689.655172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19885.245902                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.894737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       254500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       335500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.894737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19576.923077                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19735.294118                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4443479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           131333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4574812                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1351915                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1090057                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2441972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 132473729000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110950313500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  243424042500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5795394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1221390                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7016784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.233274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.892473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348019                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97989.687961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101783.955793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99683.388057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       112538                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        57693                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           170231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1239377                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1032364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2271741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 111319773500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95852715000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 207172488500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.213856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.323758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89819.137760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92847.789152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91195.470126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29728691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29729750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        60552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1763                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            62315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5302626000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    164566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5467192000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29789243                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29792065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.624734                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002092                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87571.442727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93344.299490                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87734.766910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          102                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        60450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4690970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    146681000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4837651000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002029                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.622962                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77600.827130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83436.291240                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77765.737526                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     21213934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       190102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21404036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       611008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       316652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          927660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  55826296999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  31806233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87632529999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21824942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       506754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22331696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027996                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.624863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.041540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91367.538558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100445.387997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94466.216069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        87699                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       126186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       523309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       278165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       801474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  45088517499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  25997627001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  71086144500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.548915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86160.409049                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93461.172329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88694.261448                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          172                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               181                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          586                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             615                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     16579500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       710000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     17289500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          758                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           796                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.773087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.763158                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.772613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28292.662116                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24482.758621                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28113.008130                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          241                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          251                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          345                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          364                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6992982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       377500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7370482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.455145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.457286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20269.513043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19868.421053                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20248.576923                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999945                       # Cycle average of tags in use
system.l2.tags.total_refs                   123910409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12850156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.642716                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.475216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.702933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.661222                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.974535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.184668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.331010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 958148692                       # Number of tag accesses
system.l2.tags.data_accesses                958148692                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3868864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     113460480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      84478528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    386400448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          588320832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3868864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3981376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177339968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177339968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          60451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1772820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1319977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6037507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9192513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2770937                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2770937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3761405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110309070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           109387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82132104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    375668023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             571979989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3761405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       109387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3870792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172414280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172414280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172414280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3761405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110309070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          109387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82132104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    375668023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            744394269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2736598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     60449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1726292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1296073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6020686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006632562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168436                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168436                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17882457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2575930                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9192513                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2770937                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9192513                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2770937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  87255                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            442336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            452239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            471091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            652043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            598238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            681894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            617962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            662801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            765249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            669382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           555720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           504552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           637237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           454101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           452170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           488243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            187729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            212388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            206555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            222090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146512                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 277011331384                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45526290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            447734918884                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30423.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49173.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7083006                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1623365                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9192513                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2770937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1808924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1938216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2081787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1192496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  947688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  663136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  183232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   90721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  16316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   4998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 180274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 181561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 181418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 182575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 184555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 182310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 172102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3135443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.711462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.631020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.561547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       877558     27.99%     27.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1418082     45.23%     73.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       289290      9.23%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       209651      6.69%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        86697      2.77%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44620      1.42%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41064      1.31%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26319      0.84%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142162      4.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3135443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.056995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    302.283161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168431    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::122880-126975            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168436                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           150082     89.10%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1994      1.18%     90.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11479      6.82%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3421      2.03%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1073      0.64%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              275      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               82      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168436                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              582736512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5584320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175140416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               588320832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177339968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       566.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    571.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1028568803000                       # Total gap between requests
system.mem_ctrls.avgGap                      85975.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3868736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    110482688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82948672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    385323904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175140416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3761280.331994325388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107413987.772819206119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 109386.934831775943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80644739.925042286515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 374621380.616943001747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170275821.880351692438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        60451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1772820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1319977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6037507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2770937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2178661555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  83340375489                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     72978146                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  67205650983                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 294937252711                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24465216390271                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36040.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47010.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41512.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50914.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48850.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8829221.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11326224840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6020004705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32320309560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7242274980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81193944000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     197746905150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     228446750880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       564296414115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.622859                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 591765938399                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34346000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 402456968601                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11060931000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5879001480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32691232560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7042615200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81193944000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     278439586710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     160495019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       576802329990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.781418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 414174757363                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34346000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 580048149637                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10279346303.571428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47167584804.458603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        92000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346533894500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165103817500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 863465089500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11682733                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11682733                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11682733                       # number of overall hits
system.cpu1.icache.overall_hits::total       11682733                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3119                       # number of overall misses
system.cpu1.icache.overall_misses::total         3119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    197085999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    197085999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    197085999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    197085999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11685852                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11685852                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11685852                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11685852                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000267                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000267                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000267                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000267                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63188.842257                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63188.842257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63188.842257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63188.842257                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2790                       # number of writebacks
system.cpu1.icache.writebacks::total             2790                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          297                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2822                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2822                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    180650999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    180650999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    180650999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    180650999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000241                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000241                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000241                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000241                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64015.237066                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64015.237066                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64015.237066                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64015.237066                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2790                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11682733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11682733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    197085999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    197085999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11685852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11685852                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000267                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000267                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63188.842257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63188.842257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    180650999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    180650999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64015.237066                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64015.237066                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990045                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11584631                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2790                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4152.197491                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        318594500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990045                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999689                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999689                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23374526                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23374526                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16515092                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16515092                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16515092                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16515092                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3768071                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3768071                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3768071                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3768071                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 318732944802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 318732944802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 318732944802                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 318732944802                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20283163                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20283163                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20283163                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20283163                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.185773                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.185773                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.185773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.185773                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84587.828839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84587.828839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84587.828839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84587.828839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1083786                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       123203                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19579                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1337                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    55.354512                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    92.148841                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1727474                       # number of writebacks
system.cpu1.dcache.writebacks::total          1727474                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2738817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2738817                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2738817                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2738817                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1029254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1029254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1029254                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1029254                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  87283192655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  87283192655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  87283192655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  87283192655                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050744                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050744                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050744                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050744                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84802.383722                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84802.383722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84802.383722                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84802.383722                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1727474                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14668037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14668037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2299799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2299799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 168272182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 168272182000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16967836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16967836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135539                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73168.212526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73168.212526                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1792813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1792813                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       506986                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       506986                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  34933490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  34933490500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68904.250808                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68904.250808                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1847055                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1847055                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1468272                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1468272                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 150460762802                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 150460762802                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3315327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3315327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.442874                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.442874                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102474.720489                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102474.720489                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       946004                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       946004                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       522268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       522268                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52349702155                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52349702155                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100235.323924                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100235.323924                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7627500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7627500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364835                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45948.795181                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45948.795181                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098901                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 87855.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 87855.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       845500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       845500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7352.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7352.173913                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261364                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261364                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6352.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6352.173913                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708179                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  63055441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  63055441000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391001                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391001                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89038.846111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89038.846111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708179                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62347262000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62347262000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391001                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391001                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88038.846111                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88038.846111                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.726876                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19348755                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1737317                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.137147                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        318606000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.726876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45927854                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45927854                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1028568907000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52124515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10204016                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51708218                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10078805                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9486265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             352                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7035094                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7035094                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29792071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22332446                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          796                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          796                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89367705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82874305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5193309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177443753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3813021184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3535498624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       359168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    221160192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7570039168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22355615                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178561600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81497019                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75719556     92.91%     92.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5703682      7.00%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  70440      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3341      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81497019                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118292453496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41447944915                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44720862867                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2606893918                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4238489                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            33014                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1623624233000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134100                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715184                       # Number of bytes of host memory used
host_op_rate                                   134442                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10628.61                       # Real time elapsed on the host
host_tick_rate                               55986180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425300258                       # Number of instructions simulated
sim_ops                                    1428927023                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.595055                       # Number of seconds simulated
sim_ticks                                595055326000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.889493                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               93804412                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93908187                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3540051                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        102610964                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5346                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12861                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7515                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104084785                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1504                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           761                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3538155                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  59944079                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14293811                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2786                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      120039727                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262411779                       # Number of instructions committed
system.cpu0.commit.committedOps             262412390                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1167947561                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224678                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.155003                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1104946680     94.61%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12720858      1.09%     95.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20262691      1.73%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2265700      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1059565      0.09%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1349808      0.12%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       307874      0.03%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10740574      0.92%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14293811      1.22%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1167947561                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10365                       # Number of function calls committed.
system.cpu0.commit.int_insts                261171408                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81032279                       # Number of loads committed
system.cpu0.commit.membars                        969                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1020      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180106145     68.63%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81032984     30.88%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270887      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262412390                       # Class of committed instruction
system.cpu0.commit.refs                      82303965                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262411779                       # Number of Instructions Simulated
system.cpu0.committedOps                    262412390                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.524082                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.524082                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            974220689                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1991                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            80853783                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             404237847                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                48991739                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139337264                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3538548                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3931                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             19783000                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104084785                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 94963000                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1085769912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1001450                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     463814021                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7080888                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.087675                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96560872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93809758                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.390688                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1185871240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.391118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.701470                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               842215382     71.02%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               239483629     20.19%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                96547379      8.14%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3294110      0.28%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2309827      0.19%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13223      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2005934      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     484      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1185871240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1301126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3660783                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                72839146                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.443431                       # Inst execution rate
system.cpu0.iew.exec_refs                   299501043                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1293820                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               96681195                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            118522445                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1966                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2047449                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1677390                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          378801952                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            298207223                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3122357                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            526428873                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1007980                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            612343958                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3538548                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            613577985                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19360889                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1628                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37490166                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       405704                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           195                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       646890                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3013893                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                275840456                       # num instructions consuming a value
system.cpu0.iew.wb_count                    323484703                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744448                       # average fanout of values written-back
system.cpu0.iew.wb_producers                205348831                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.272483                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     324378382                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               635302700                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250252005                       # number of integer regfile writes
system.cpu0.ipc                              0.221039                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.221039                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1273      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            227830483     43.02%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1333      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  253      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300374283     56.72%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1343285      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             529551229                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   39705325                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.074979                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2141406      5.39%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37562951     94.60%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  968      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             569254962                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2291162610                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    323484386                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        495191335                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 378798944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                529551229                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3008                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116389565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6484224                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           222                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     74238145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1185871240                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.446550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.180817                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          970095383     81.80%     81.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           93533277      7.89%     89.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           39172839      3.30%     93.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18903382      1.59%     94.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           35088890      2.96%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19318744      1.63%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5757501      0.49%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2541950      0.21%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1459274      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1185871240                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.446061                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2362502                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          518915                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           118522445                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1677390                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    576                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1187172366                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2938288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              719328066                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201202566                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26394089                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                59323057                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             247824838                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               333921                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            523110402                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             390135848                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          300914351                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                145305749                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                999060                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3538548                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            258283651                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99711793                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       523110088                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92169                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1200                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                119586149                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1194                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1536102799                       # The number of ROB reads
system.cpu0.rob.rob_writes                  782841032                       # The number of ROB writes
system.cpu0.timesIdled                          16914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  253                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.500080                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16392286                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16474646                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2197943                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28168202                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4284                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21629                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17345                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29858755                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          357                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           465                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2197561                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13119128                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3016115                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2596                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48281477                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57175404                       # Number of instructions committed
system.cpu1.commit.committedOps              57176189                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    194198324                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.294422                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.209178                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    175072508     90.15%     90.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8272693      4.26%     94.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4515121      2.33%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       870364      0.45%     97.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       626310      0.32%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1024724      0.53%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        99041      0.05%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       701448      0.36%     98.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3016115      1.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    194198324                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4164                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55936507                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13953714                       # Number of loads committed
system.cpu1.commit.membars                       1147                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1147      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41846772     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13954179     24.41%     97.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1373851      2.40%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57176189                       # Class of committed instruction
system.cpu1.commit.refs                      15328030                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57175404                       # Number of Instructions Simulated
system.cpu1.committedOps                     57176189                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.542316                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.542316                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            127871174                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  391                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13918090                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118075106                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15698937                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53748574                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2206624                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  899                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2763189                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29858755                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18046782                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    181420017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               612518                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     138789798                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4414012                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147426                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18661475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16396570                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.685269                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         202288498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.686107                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.093512                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               119039964     58.85%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50114737     24.77%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22937296     11.34%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3993869      1.97%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3177904      1.57%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   40442      0.02%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2983708      1.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      38      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     540      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           202288498                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         244861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2345031                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18163668                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434394                       # Inst execution rate
system.cpu1.iew.exec_refs                    25968939                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1541044                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               56075728                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26148530                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1590                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3385353                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2439208                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105012325                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24427895                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1862776                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             87979325                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                337574                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             40431291                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2206624                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             40982171                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       657903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          286884                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          906                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8916                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12194816                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1064892                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8916                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1253498                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1091533                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65480843                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81654760                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736385                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48219087                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.403167                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82030988                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113691811                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62329711                       # number of integer regfile writes
system.cpu1.ipc                              0.282301                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.282301                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1331      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63043236     70.17%     70.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2804      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25169153     28.01%     98.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1625417      1.81%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              89842101                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     953321                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010611                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 137276     14.40%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                815877     85.58%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  168      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              90794091                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         383259931                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81654760                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152857356                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105009405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 89842101                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2920                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       47836136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           333910                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32049889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    202288498                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.444129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.995286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          154504304     76.38%     76.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24644279     12.18%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12971046      6.41%     94.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4784386      2.37%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3435614      1.70%     99.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1083323      0.54%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             482238      0.24%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             216391      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             166917      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      202288498                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.443592                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5415340                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          920464                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26148530                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2439208                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    184                       # number of misc regfile reads
system.cpu1.numCycles                       202533359                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   987483507                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              104983104                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42685025                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3325940                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18313359                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              19852334                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               297546                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            151963480                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113177651                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86147633                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52985652                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                998566                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2206624                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23756748                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43462608                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       151963480                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         43011                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1239                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11179465                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1235                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   296639576                       # The number of ROB reads
system.cpu1.rob.rob_writes                  219015282                       # The number of ROB writes
system.cpu1.timesIdled                           2603                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         43229367                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28066                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43520002                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1034888                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     60230221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     120367372                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       387689                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        90705                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25319314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     22214143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50637835                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22304848                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           60207618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       417295                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         59720306                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1644                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            448                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20057                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      60207619                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    180595035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              180595035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3881277504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3881277504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1380                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          60229768                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                60229768    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            60229768                       # Request fanout histogram
system.membus.respLayer1.occupancy       308246573641                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        137081674874                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   595055326000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   595055326000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        91822000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1888104.596326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     88847000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     95045000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   593586174000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1469152000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     94946505                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        94946505                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     94946505                       # number of overall hits
system.cpu0.icache.overall_hits::total       94946505                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16495                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16495                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16495                       # number of overall misses
system.cpu0.icache.overall_misses::total        16495                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1067233500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1067233500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1067233500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1067233500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     94963000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     94963000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     94963000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     94963000                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000174                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000174                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64700.424371                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64700.424371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64700.424371                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64700.424371                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          754                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.545455                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15201                       # number of writebacks
system.cpu0.icache.writebacks::total            15201                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1295                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1295                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15200                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15200                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    983559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    983559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    983559500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    983559500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000160                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64707.861842                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64707.861842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64707.861842                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64707.861842                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15201                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     94946505                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       94946505                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16495                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16495                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1067233500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1067233500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     94963000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     94963000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64700.424371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64700.424371                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1295                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1295                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    983559500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    983559500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64707.861842                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64707.861842                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           94961950                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15233                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6233.962450                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        189941201                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       189941201                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     66015688                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66015688                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     66015688                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66015688                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36893663                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36893663                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36893663                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36893663                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2840601755132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2840601755132                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2840601755132                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2840601755132                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    102909351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    102909351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    102909351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    102909351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.358506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.358506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.358506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.358506                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76994.299946                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76994.299946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76994.299946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76994.299946                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    903641054                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       113918                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19595889                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2368                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.113808                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.107264                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23255088                       # number of writebacks
system.cpu0.dcache.writebacks::total         23255088                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13636614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13636614                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13636614                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13636614                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23257049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23257049                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23257049                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23257049                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2095070205305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2095070205305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2095070205305                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2095070205305                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.225995                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.225995                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.225995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.225995                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90083.234778                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90083.234778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90083.234778                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90083.234778                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23255088                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65137703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65137703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     36501475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     36501475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2815463311500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2815463311500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    101639178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    101639178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.359128                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.359128                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77132.864124                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77132.864124                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13288936                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13288936                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23212539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23212539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2092507639500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2092507639500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.228382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.228382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90145.573455                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90145.573455                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       877985                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        877985                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       392188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       392188                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  25138443632                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  25138443632                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1270173                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1270173                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.308767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.308767                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 64097.941885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 64097.941885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       347678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       347678                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44510                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44510                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2562565805                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2562565805                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57572.810717                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57572.810717                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          170                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7350000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7350000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.196305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.196305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43235.294118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43235.294118                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1123500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1123500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          746                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308311                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4884.782609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4884.782609                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          230                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       893500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.308311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.308311                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3884.782609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3884.782609                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            658                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          103                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       415000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          761                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.135348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.135348                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4029.126214                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4029.126214                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          100                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          100                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       305000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       305000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.131406                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.131406                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3050                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3050                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999359                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89277134                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23255790                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.838921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        229079206                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       229079206                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2690955                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              339347                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3035984                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5119                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2690955                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                563                       # number of overall hits
system.l2.overall_hits::.cpu1.data             339347                       # number of overall hits
system.l2.overall_hits::total                 3035984                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10081                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20562340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1702984                       # number of demand (read+write) misses
system.l2.demand_misses::total               22277441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10081                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20562340                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2036                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1702984                       # number of overall misses
system.l2.overall_misses::total              22277441                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    904594000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2018519607715                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    186830500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 197637220153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2217248252368                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    904594000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2018519607715                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    186830500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 197637220153                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2217248252368                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23253295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2042331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25313425                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23253295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2042331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25313425                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.663224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.783378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.833843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.880064                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.663224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.783378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.833843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.880064                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89732.566214                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98165.851149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91763.506876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116053.480334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99528.857572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89732.566214                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98165.851149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91763.506876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116053.480334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99528.857572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             577181                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19959                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.918333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  39258025                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              417294                       # number of writebacks
system.l2.writebacks::total                    417294                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1976620                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62342                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2039057                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1976620                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62342                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2039057                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18585720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1982                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1640642                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20238384                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18585720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1640642                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     40363988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         60602372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    801284001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1721480175229                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    163169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 177113268665                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1899557896895                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    801284001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1721480175229                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    163169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 177113268665                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3118592500650                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5018150397545                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.660526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.799273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.762601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.799512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.660526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.799273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.762601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.394080                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79809.163446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92623.808775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82325.428860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107953.635629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93859.168642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79809.163446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92623.808775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82325.428860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107953.635629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77261.753736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82804.521208                       # average overall mshr miss latency
system.l2.replacements                       81879535                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481084                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       481085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24451746                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24451746                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24451749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24451749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     40363988                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       40363988                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3118592500650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3118592500650                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77261.753736                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77261.753736                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  177                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           528                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                681                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3397000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       458000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3855000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.775330                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.864407                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.793706                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6433.712121                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2993.464052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5660.792952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          521                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           673                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10583000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3023999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13606999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.765051                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.858757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.784382                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20312.859885                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19894.730263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20218.423477                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           39                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 10666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1422.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           39                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           44                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       152500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       780500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       933000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.862745                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        30500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20012.820513                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21204.545455                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15695                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33118                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          27422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          25067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2298593000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2098113500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4396706500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42490                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.635990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.589951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613139                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83822.952374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83700.223401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83764.341100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        16372                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16074                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32446                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1068126001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    905868000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1973994001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.256279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.211650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.234128                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96662.986516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100730.345825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98487.950955                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5682                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10081                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    904594000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    186830500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1091424500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.663224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.783378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.680769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89732.566214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91763.506876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90073.821903                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1982                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    801284001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    163169000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    964453001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.660526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.762601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79809.163446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82325.428860                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80224.006072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2675260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       321924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2997184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20534918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1677917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22212835                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2016221014715                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 195539106653                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2211760121368                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23210178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1999841                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25210019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.884738                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.839025                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98185.004426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116536.817169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99571.266854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1960248                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        46268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2006516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18574670                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1631649                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     20206319                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1720412049228                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 176207400665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1896619449893                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.800281                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.801519                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92621.405884                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107993.447528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93862.689681                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    88208586                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  81879600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.077296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.183140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.005089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       15.695590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.894456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.220323                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.299737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.245244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.440943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 483859840                       # Number of tag accesses
system.l2.tags.data_accesses                483859840                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        642560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1192953984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     105146304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2555700736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3854570432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       642560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       126848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        769408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26706880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26706880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18639906                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1642911                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     39932824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            60227663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       417295                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             417295                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1079832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2004778265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           213170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        176700047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4294895994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6477667309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1079832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       213170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1293002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44881339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44881339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44881339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1079832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2004778265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          213170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       176700047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4294895994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6522548648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    391389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18587456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1626504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  39902809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034874174750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            93553193                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             369463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    60227664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     417298                       # Number of write requests accepted
system.mem_ctrls.readBursts                  60227664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   417298                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  98873                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 25909                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1141932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            971663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            889527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            889650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6276670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9082120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8977450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7098051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7499580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6625302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3684719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1657702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1495015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1368703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1267529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1203178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1786558008795                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               300643955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2913972840045                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29712.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48462.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 51922417                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330304                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              60227664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               417298                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3437476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5060088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6662982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7588902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7833091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7602989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6148753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5087751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3478222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2363979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1749264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1505138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 737119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 352832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 244508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  86294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  32878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8267460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    468.498221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   359.807691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.083628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       250769      3.03%      3.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3174798     38.40%     41.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       485176      5.87%     47.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1195959     14.47%     61.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       742494      8.98%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       289462      3.50%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       414848      5.02%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       315422      3.82%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1398532     16.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8267460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2508.813076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    193.375489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  47015.674498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        23951     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23967                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.330371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.049316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21025     87.72%     87.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              477      1.99%     89.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1269      5.29%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              613      2.56%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              291      1.21%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              120      0.50%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               62      0.26%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               32      0.13%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               34      0.14%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3848242624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6327872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25048960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3854570496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26707072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6467.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        42.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6477.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  595055425001                       # Total gap between requests
system.mem_ctrls.avgGap                       9812.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       642560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1189597184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       126848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    104096256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2553779776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25048960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1079832.365032894537                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1999137108.807257413864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 213170.094372031541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 174935424.407914638519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4291667790.231659889221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 42095178.222133919597                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18639906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1642911                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     39932825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       417298                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    384418668                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 948051731384                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80416595                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 108798682204                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1856657591194                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14028273685047                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38288.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50861.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40573.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66223.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46494.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33616920.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24915515520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13242918150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        177084337920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          967386060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46973247360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     265864660530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4615215360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       533663280900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        896.829686                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9538262959                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19870240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 565646823041                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34114148880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18132092550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        252235229820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1075669740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46973247360.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     268668625050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2253982080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       623452995480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1047.722738                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3547787157                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19870240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 571637298843                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                322                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3048078561.728395                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6151838556.632437                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          162    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  15660900500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101266599000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 493788727000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18044014                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18044014                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18044014                       # number of overall hits
system.cpu1.icache.overall_hits::total       18044014                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2768                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2768                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2768                       # number of overall misses
system.cpu1.icache.overall_misses::total         2768                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    209026000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    209026000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    209026000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    209026000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18046782                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18046782                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18046782                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18046782                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000153                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000153                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75515.173410                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75515.173410                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75515.173410                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75515.173410                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2599                       # number of writebacks
system.cpu1.icache.writebacks::total             2599                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          169                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          169                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          169                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          169                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2599                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2599                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2599                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2599                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    197300500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    197300500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    197300500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    197300500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75914.005387                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75914.005387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75914.005387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75914.005387                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2599                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18044014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18044014                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2768                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2768                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    209026000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    209026000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18046782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18046782                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75515.173410                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75515.173410                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          169                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2599                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2599                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    197300500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    197300500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75914.005387                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75914.005387                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18147537                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2631                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6897.581528                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36096163                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36096163                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16185591                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16185591                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16185591                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16185591                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4705344                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4705344                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4705344                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4705344                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 378404151274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 378404151274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 378404151274                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 378404151274                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20890935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20890935                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20890935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20890935                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80420.082203                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80420.082203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80420.082203                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80420.082203                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     46154608                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        31811                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           697193                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            415                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.200619                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.653012                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2042848                       # number of writebacks
system.cpu1.dcache.writebacks::total          2042848                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2660482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2660482                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2660482                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2660482                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2044862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2044862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2044862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2044862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 205654632328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 205654632328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 205654632328                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 205654632328                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097883                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097883                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097883                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097883                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100571.399111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100571.399111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100571.399111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100571.399111                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2042841                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15201782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15201782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4316102                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4316102                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 353653281500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 353653281500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19517884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19517884                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.221136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.221136                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81938.119512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81938.119512                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2313927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2313927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2002175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2002175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 203277655500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 203277655500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102582                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101528.415598                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101528.415598                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       983809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        983809                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       389242                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       389242                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24750869774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24750869774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373051                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 63587.356385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63587.356385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       346555                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       346555                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42687                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2376976828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2376976828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.031089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 55683.857568                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55683.857568                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13923500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13923500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.189737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.189737                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 87569.182390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 87569.182390                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7213500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7213500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101432                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101432                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84864.705882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84864.705882                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2071000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2071000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.281602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.281602                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9204.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9204.444444                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1847000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1847000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281602                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8208.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8208.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          155                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       770500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       770500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          465                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4970.967742                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4970.967742                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          155                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       615500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       615500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3970.967742                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3970.967742                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.980796                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18240182                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2044708                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.920678                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.980796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999400                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43830755                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43830755                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 595055326000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25232413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       898379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24834649                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        81462243                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         63509780                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1823                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           454                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2277                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25214613                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69766463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6130732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75950594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1945728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2976536512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       332672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261451456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3240266368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       145395506                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27015360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170710211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.133471                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.341642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              148016077     86.71%     86.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22603429     13.24%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  90705      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170710211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50635422954                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34887940019                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22807987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3070073052                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3900995                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
