============================================================
  Generated by:           Encounter(R) RTL Compiler v09.10-p104_1
  Generated on:           Apr 24 2015  08:48:30 PM
  Module:                 ROUTER
  Technology libraries:   525_Lab 
                          physical_cells 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Detail
------
Clock Gating Instance : RC_CG_HIER_INST1
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               dffr_size16_369 (ROUTER/f1/_east)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_158 (/designs/ROUTER/in..omb/drc331/pins_out/Y)
          	   	TCF = (0.60620, 0.037500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.29060, 0.398750/ns)
  Gated FFs:
 Module  Clock Gating Instance  Fanout  Gated Flip-flops  
----------------------------------------------------------
 dffr_size16_369  RC_CG_HIER_INST1         16    q_val_reg[0]      
                                                 q_val_reg[10]     
                                                 q_val_reg[11]     
                                                 q_val_reg[12]     
                                                 q_val_reg[13]     
                                                 q_val_reg[14]     
                                                 q_val_reg[15]     
                                                 q_val_reg[1]      
                                                 q_val_reg[2]      
                                                 q_val_reg[3]      
                                                 q_val_reg[4]      
                                                 q_val_reg[5]      
                                                 q_val_reg[6]      
                                                 q_val_reg[7]      
                                                 q_val_reg[8]      
                                                 q_val_reg[9]      
-------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST2
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               dffr_size16_367 (ROUTER/f1/_local)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_91 (/designs/ROUTER/in..s_comb/g66/pins_out/Y)
          	   	TCF = (0.51810, 0.031250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.25120, 0.340000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout  Gated Flip-flops  
-------------------------------------------------------------------
 dffr_size16_367  RC_CG_HIER_INST2         16    q_val_reg[0]      
                                                 q_val_reg[10]     
                                                 q_val_reg[11]     
                                                 q_val_reg[12]     
                                                 q_val_reg[13]     
                                                 q_val_reg[14]     
                                                 q_val_reg[15]     
                                                 q_val_reg[1]      
                                                 q_val_reg[2]      
                                                 q_val_reg[3]      
                                                 q_val_reg[4]      
                                                 q_val_reg[5]      
                                                 q_val_reg[6]      
                                                 q_val_reg[7]      
                                                 q_val_reg[8]      
                                                 q_val_reg[9]      
-------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST3
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               dffr_size16 (ROUTER/f1/_north)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_103 (/designs/ROUTER/in..s_comb/g66/pins_out/Y)
          	   	TCF = (0.61190, 0.030000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.28280, 0.386250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout  Gated Flip-flops  
-------------------------------------------------------------------
 dffr_size16      RC_CG_HIER_INST3         16    q_val_reg[0]      
                                                 q_val_reg[10]     
                                                 q_val_reg[11]     
                                                 q_val_reg[12]     
                                                 q_val_reg[13]     
                                                 q_val_reg[14]     
                                                 q_val_reg[15]     
                                                 q_val_reg[1]      
                                                 q_val_reg[2]      
                                                 q_val_reg[3]      
                                                 q_val_reg[4]      
                                                 q_val_reg[5]      
                                                 q_val_reg[6]      
                                                 q_val_reg[7]      
                                                 q_val_reg[8]      
                                                 q_val_reg[9]      
-------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST4
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               dffr_size16_370 (ROUTER/f1/_south)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_101 (/designs/ROUTER/in..s_comb/g66/pins_out/Y)
          	   	TCF = (0.63440, 0.036250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.31840, 0.433750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout  Gated Flip-flops  
-------------------------------------------------------------------
 dffr_size16_370  RC_CG_HIER_INST4         16    q_val_reg[0]      
                                                 q_val_reg[10]     
                                                 q_val_reg[11]     
                                                 q_val_reg[12]     
                                                 q_val_reg[13]     
                                                 q_val_reg[14]     
                                                 q_val_reg[15]     
                                                 q_val_reg[1]      
                                                 q_val_reg[2]      
                                                 q_val_reg[3]      
                                                 q_val_reg[4]      
                                                 q_val_reg[5]      
                                                 q_val_reg[6]      
                                                 q_val_reg[7]      
                                                 q_val_reg[8]      
                                                 q_val_reg[9]      
-------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST5
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               dffr_size16_368 (ROUTER/f1/_west)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_101 (/designs/ROUTER/in..s_comb/g66/pins_out/Y)
          	   	TCF = (0.63380, 0.031250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.30500, 0.410000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout  Gated Flip-flops  
-------------------------------------------------------------------
 dffr_size16_368  RC_CG_HIER_INST5         16    q_val_reg[0]      
                                                 q_val_reg[10]     
                                                 q_val_reg[11]     
                                                 q_val_reg[12]     
                                                 q_val_reg[13]     
                                                 q_val_reg[14]     
                                                 q_val_reg[15]     
                                                 q_val_reg[1]      
                                                 q_val_reg[2]      
                                                 q_val_reg[3]      
                                                 q_val_reg[4]      
                                                 q_val_reg[5]      
                                                 q_val_reg[6]      
                                                 q_val_reg[7]      
                                                 q_val_reg[8]      
                                                 q_val_reg[9]      
-------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST6
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2185 (/designs/ROUTER/in..mb/drc3850/pins_out/Y)
          	   	TCF = (0.28120, 0.030000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.12340, 0.151250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout  Gated Flip-flops  
-------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST6         16    memory_reg[0][0]  
                                                 memory_reg[0][10]  
                                                 memory_reg[0][11]  
                                                 memory_reg[0][12]  
                                                 memory_reg[0][13]  
                                                 memory_reg[0][14]  
                                                 memory_reg[0][15]  
                                                 memory_reg[0][1]   
                                                 memory_reg[0][2]   
                                                 memory_reg[0][3]   
                                                 memory_reg[0][4]   
                                                 memory_reg[0][5]   
                                                 memory_reg[0][6]   
                                                 memory_reg[0][7]   
                                                 memory_reg[0][8]   
                                                 memory_reg[0][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST7
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2809 (/designs/ROUTER/in..mb/drc4060/pins_out/Y)
          	   	TCF = (0.01530, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1973
          	   	TCF = (0.00780, 0.013750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST7         16    memory_reg[1][0]   
                                                 memory_reg[1][10]  
                                                 memory_reg[1][11]  
                                                 memory_reg[1][12]  
                                                 memory_reg[1][13]  
                                                 memory_reg[1][14]  
                                                 memory_reg[1][15]  
                                                 memory_reg[1][1]   
                                                 memory_reg[1][2]   
                                                 memory_reg[1][3]   
                                                 memory_reg[1][4]   
                                                 memory_reg[1][5]   
                                                 memory_reg[1][6]   
                                                 memory_reg[1][7]   
                                                 memory_reg[1][8]   
                                                 memory_reg[1][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST8
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_480 (/designs/ROUTER/in..comb/g2694/pins_out/Y)
          	   	TCF = (0.01340, 0.006250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1976
          	   	TCF = (0.02090, 0.028750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST8         16    memory_reg[2][0]   
                                                 memory_reg[2][10]  
                                                 memory_reg[2][11]  
                                                 memory_reg[2][12]  
                                                 memory_reg[2][13]  
                                                 memory_reg[2][14]  
                                                 memory_reg[2][15]  
                                                 memory_reg[2][1]   
                                                 memory_reg[2][2]   
                                                 memory_reg[2][3]   
                                                 memory_reg[2][4]   
                                                 memory_reg[2][5]   
                                                 memory_reg[2][6]   
                                                 memory_reg[2][7]   
                                                 memory_reg[2][8]   
                                                 memory_reg[2][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST9
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_896 (/designs/ROUTER/in..mb/drc3244/pins_out/Y)
          	   	TCF = (0.03470, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1979
          	   	TCF = (0.02470, 0.042500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST9         16    memory_reg[3][0]   
                                                 memory_reg[3][10]  
                                                 memory_reg[3][11]  
                                                 memory_reg[3][12]  
                                                 memory_reg[3][13]  
                                                 memory_reg[3][14]  
                                                 memory_reg[3][15]  
                                                 memory_reg[3][1]   
                                                 memory_reg[3][2]   
                                                 memory_reg[3][3]   
                                                 memory_reg[3][4]   
                                                 memory_reg[3][5]   
                                                 memory_reg[3][6]   
                                                 memory_reg[3][7]   
                                                 memory_reg[3][8]   
                                                 memory_reg[3][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST10
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1442 (/designs/ROUTER/in..mb/drc3496/pins_out/Y)
          	   	TCF = (0.04880, 0.010000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1982
          	   	TCF = (0.01120, 0.026250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST10        16    memory_reg[4][0]   
                                                 memory_reg[4][10]  
                                                 memory_reg[4][11]  
                                                 memory_reg[4][12]  
                                                 memory_reg[4][13]  
                                                 memory_reg[4][14]  
                                                 memory_reg[4][15]  
                                                 memory_reg[4][1]   
                                                 memory_reg[4][2]   
                                                 memory_reg[4][3]   
                                                 memory_reg[4][4]   
                                                 memory_reg[4][5]   
                                                 memory_reg[4][6]   
                                                 memory_reg[4][7]   
                                                 memory_reg[4][8]   
                                                 memory_reg[4][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST11
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_418 (/designs/ROUTER/in..comb/g2689/pins_out/Y)
          	   	TCF = (0.02190, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1985
          	   	TCF = (0.01690, 0.022500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST11        16    memory_reg[5][0]   
                                                 memory_reg[5][10]  
                                                 memory_reg[5][11]  
                                                 memory_reg[5][12]  
                                                 memory_reg[5][13]  
                                                 memory_reg[5][14]  
                                                 memory_reg[5][15]  
                                                 memory_reg[5][1]   
                                                 memory_reg[5][2]   
                                                 memory_reg[5][3]   
                                                 memory_reg[5][4]   
                                                 memory_reg[5][5]   
                                                 memory_reg[5][6]   
                                                 memory_reg[5][7]   
                                                 memory_reg[5][8]   
                                                 memory_reg[5][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST12
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_982 (/designs/ROUTER/in..mb/drc3283/pins_out/Y)
          	   	TCF = (0.02940, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1988
          	   	TCF = (0.01120, 0.015000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST12        16    memory_reg[6][0]   
                                                 memory_reg[6][10]  
                                                 memory_reg[6][11]  
                                                 memory_reg[6][12]  
                                                 memory_reg[6][13]  
                                                 memory_reg[6][14]  
                                                 memory_reg[6][15]  
                                                 memory_reg[6][1]   
                                                 memory_reg[6][2]   
                                                 memory_reg[6][3]   
                                                 memory_reg[6][4]   
                                                 memory_reg[6][5]   
                                                 memory_reg[6][6]   
                                                 memory_reg[6][7]   
                                                 memory_reg[6][8]   
                                                 memory_reg[6][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST13
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_620 (/designs/ROUTER/in..mb/drc3089/pins_out/Y)
          	   	TCF = (0.01560, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1991
          	   	TCF = (0.03410, 0.047500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST13        16    memory_reg[7][0]   
                                                 memory_reg[7][10]  
                                                 memory_reg[7][11]  
                                                 memory_reg[7][12]  
                                                 memory_reg[7][13]  
                                                 memory_reg[7][14]  
                                                 memory_reg[7][15]  
                                                 memory_reg[7][1]   
                                                 memory_reg[7][2]   
                                                 memory_reg[7][3]   
                                                 memory_reg[7][4]   
                                                 memory_reg[7][5]   
                                                 memory_reg[7][6]   
                                                 memory_reg[7][7]   
                                                 memory_reg[7][8]   
                                                 memory_reg[7][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST14
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_474 (/designs/ROUTER/in.._comb/g758/pins_out/Y)
          	   	TCF = (0.64660, 0.053750/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_483 (/designs/ROUTER/in..comb/g2991/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1994
          	   	TCF = (0.30880, 0.428750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST14         4    rd_pointer_reg[0]  
                                                 rd_pointer_reg[1]  
                                                 rd_pointer_reg[2]  
                                                 rd_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST15
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_1 (ROUTER/ne)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_473 (/designs/ROUTER/in..comb/g2950/pins_out/Y)
          	   	TCF = (0.78590, 0.021250/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_483 (/designs/ROUTER/in..comb/g2991/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1997
          	   	TCF = (0.39310, 0.523750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_1           RC_CG_HIER_INST15         4    wr_pointer_reg[0]  
                                                 wr_pointer_reg[1]  
                                                 wr_pointer_reg[2]  
                                                 wr_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST16
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2276 (/designs/ROUTER/in..mb/drc3937/pins_out/Y)
          	   	TCF = (0.28970, 0.025000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.14060, 0.202500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST16        16    memory_reg[0][0]   
                                                 memory_reg[0][10]  
                                                 memory_reg[0][11]  
                                                 memory_reg[0][12]  
                                                 memory_reg[0][13]  
                                                 memory_reg[0][14]  
                                                 memory_reg[0][15]  
                                                 memory_reg[0][1]   
                                                 memory_reg[0][2]   
                                                 memory_reg[0][3]   
                                                 memory_reg[0][4]   
                                                 memory_reg[0][5]   
                                                 memory_reg[0][6]   
                                                 memory_reg[0][7]   
                                                 memory_reg[0][8]   
                                                 memory_reg[0][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST17
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_3807 (/designs/ROUTER/in..mb/drc4458/pins_out/Y)
          	   	TCF = (0.03060, 0.011250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1970
          	   	TCF = (0.00310, 0.006250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST17        16    memory_reg[1][0]   
                                                 memory_reg[1][10]  
                                                 memory_reg[1][11]  
                                                 memory_reg[1][12]  
                                                 memory_reg[1][13]  
                                                 memory_reg[1][14]  
                                                 memory_reg[1][15]  
                                                 memory_reg[1][1]   
                                                 memory_reg[1][2]   
                                                 memory_reg[1][3]   
                                                 memory_reg[1][4]   
                                                 memory_reg[1][5]   
                                                 memory_reg[1][6]   
                                                 memory_reg[1][7]   
                                                 memory_reg[1][8]   
                                                 memory_reg[1][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST18
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_3110 (/designs/ROUTER/in..mb/drc4206/pins_out/Y)
          	   	TCF = (0.00620, 0.002500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1973
          	   	TCF = (0.01970, 0.027500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST18        16    memory_reg[2][0]   
                                                 memory_reg[2][10]  
                                                 memory_reg[2][11]  
                                                 memory_reg[2][12]  
                                                 memory_reg[2][13]  
                                                 memory_reg[2][14]  
                                                 memory_reg[2][15]  
                                                 memory_reg[2][1]   
                                                 memory_reg[2][2]   
                                                 memory_reg[2][3]   
                                                 memory_reg[2][4]   
                                                 memory_reg[2][5]   
                                                 memory_reg[2][6]   
                                                 memory_reg[2][7]   
                                                 memory_reg[2][8]   
                                                 memory_reg[2][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST19
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_3130 (/designs/ROUTER/in..mb/drc4215/pins_out/Y)
          	   	TCF = (0.02910, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1976
          	   	TCF = (0.02500, 0.037500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST19        16    memory_reg[3][0]   
                                                 memory_reg[3][10]  
                                                 memory_reg[3][11]  
                                                 memory_reg[3][12]  
                                                 memory_reg[3][13]  
                                                 memory_reg[3][14]  
                                                 memory_reg[3][15]  
                                                 memory_reg[3][1]   
                                                 memory_reg[3][2]   
                                                 memory_reg[3][3]   
                                                 memory_reg[3][4]   
                                                 memory_reg[3][5]   
                                                 memory_reg[3][6]   
                                                 memory_reg[3][7]   
                                                 memory_reg[3][8]   
                                                 memory_reg[3][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST20
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2297 (/designs/ROUTER/in..mb/drc3945/pins_out/Y)
          	   	TCF = (0.04310, 0.011250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1979
          	   	TCF = (0.01310, 0.017500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST20        16    memory_reg[4][0]   
                                                 memory_reg[4][10]  
                                                 memory_reg[4][11]  
                                                 memory_reg[4][12]  
                                                 memory_reg[4][13]  
                                                 memory_reg[4][14]  
                                                 memory_reg[4][15]  
                                                 memory_reg[4][1]   
                                                 memory_reg[4][2]   
                                                 memory_reg[4][3]   
                                                 memory_reg[4][4]   
                                                 memory_reg[4][5]   
                                                 memory_reg[4][6]   
                                                 memory_reg[4][7]   
                                                 memory_reg[4][8]   
                                                 memory_reg[4][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST21
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_892 (/designs/ROUTER/in..mb/drc3273/pins_out/Y)
          	   	TCF = (0.02220, 0.010000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1982
          	   	TCF = (0.00840, 0.012500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST21        16    memory_reg[5][0]   
                                                 memory_reg[5][10]  
                                                 memory_reg[5][11]  
                                                 memory_reg[5][12]  
                                                 memory_reg[5][13]  
                                                 memory_reg[5][14]  
                                                 memory_reg[5][15]  
                                                 memory_reg[5][1]   
                                                 memory_reg[5][2]   
                                                 memory_reg[5][3]   
                                                 memory_reg[5][4]   
                                                 memory_reg[5][5]   
                                                 memory_reg[5][6]   
                                                 memory_reg[5][7]   
                                                 memory_reg[5][8]   
                                                 memory_reg[5][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST22
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_905 (/designs/ROUTER/in..mb/drc3280/pins_out/Y)
          	   	TCF = (0.01660, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1985
          	   	TCF = (0.02130, 0.031875/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST22        16    memory_reg[6][0]   
                                                 memory_reg[6][10]  
                                                 memory_reg[6][11]  
                                                 memory_reg[6][12]  
                                                 memory_reg[6][13]  
                                                 memory_reg[6][14]  
                                                 memory_reg[6][15]  
                                                 memory_reg[6][1]   
                                                 memory_reg[6][2]   
                                                 memory_reg[6][3]   
                                                 memory_reg[6][4]   
                                                 memory_reg[6][5]   
                                                 memory_reg[6][6]   
                                                 memory_reg[6][7]   
                                                 memory_reg[6][8]   
                                                 memory_reg[6][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST23
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1710 (/designs/ROUTER/in..mb/drc3664/pins_out/Y)
          	   	TCF = (0.03780, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1988
          	   	TCF = (0.01120, 0.018750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST23        16    memory_reg[7][0]   
                                                 memory_reg[7][10]  
                                                 memory_reg[7][11]  
                                                 memory_reg[7][12]  
                                                 memory_reg[7][13]  
                                                 memory_reg[7][14]  
                                                 memory_reg[7][15]  
                                                 memory_reg[7][1]   
                                                 memory_reg[7][2]   
                                                 memory_reg[7][3]   
                                                 memory_reg[7][4]   
                                                 memory_reg[7][5]   
                                                 memory_reg[7][6]   
                                                 memory_reg[7][7]   
                                                 memory_reg[7][8]   
                                                 memory_reg[7][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST24
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_494 (/designs/ROUTER/in.._comb/g758/pins_out/Y)
          	   	TCF = (0.71280, 0.038750/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_503 (/designs/ROUTER/in..comb/g2976/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1991
          	   	TCF = (0.33280, 0.452500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST24         4    rd_pointer_reg[0]  
                                                 rd_pointer_reg[1]  
                                                 rd_pointer_reg[2]  
                                                 rd_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST25
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO (ROUTER/nf)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_493 (/designs/ROUTER/in..comb/g2960/pins_out/Y)
          	   	TCF = (0.73590, 0.016250/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_503 (/designs/ROUTER/in..comb/g2976/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1994
          	   	TCF = (0.36970, 0.485625/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO             RC_CG_HIER_INST25         4    wr_pointer_reg[0]  
                                                 wr_pointer_reg[1]  
                                                 wr_pointer_reg[2]  
                                                 wr_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST26
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1723 (/designs/ROUTER/in..mb/drc3677/pins_out/Y)
          	   	TCF = (0.25190, 0.025000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.13560, 0.196250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST26        16    memory_reg[0][0]   
                                                 memory_reg[0][10]  
                                                 memory_reg[0][11]  
                                                 memory_reg[0][12]  
                                                 memory_reg[0][13]  
                                                 memory_reg[0][14]  
                                                 memory_reg[0][15]  
                                                 memory_reg[0][1]   
                                                 memory_reg[0][2]   
                                                 memory_reg[0][3]   
                                                 memory_reg[0][4]   
                                                 memory_reg[0][5]   
                                                 memory_reg[0][6]   
                                                 memory_reg[0][7]   
                                                 memory_reg[0][8]   
                                                 memory_reg[0][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST27
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2497 (/designs/ROUTER/in..mb/drc4058/pins_out/Y)
          	   	TCF = (0.04190, 0.012500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1970
          	   	TCF = (0.02940, 0.038750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST27        16    memory_reg[1][0]   
                                                 memory_reg[1][10]  
                                                 memory_reg[1][11]  
                                                 memory_reg[1][12]  
                                                 memory_reg[1][13]  
                                                 memory_reg[1][14]  
                                                 memory_reg[1][15]  
                                                 memory_reg[1][1]   
                                                 memory_reg[1][2]   
                                                 memory_reg[1][3]   
                                                 memory_reg[1][4]   
                                                 memory_reg[1][5]   
                                                 memory_reg[1][6]   
                                                 memory_reg[1][7]   
                                                 memory_reg[1][8]   
                                                 memory_reg[1][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST28
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_521 (/designs/ROUTER/in..comb/g2673/pins_out/Y)
          	   	TCF = (0.06000, 0.006250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1973
          	   	TCF = (0.01440, 0.017500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST28        16    memory_reg[2][0]   
                                                 memory_reg[2][10]  
                                                 memory_reg[2][11]  
                                                 memory_reg[2][12]  
                                                 memory_reg[2][13]  
                                                 memory_reg[2][14]  
                                                 memory_reg[2][15]  
                                                 memory_reg[2][1]   
                                                 memory_reg[2][2]   
                                                 memory_reg[2][3]   
                                                 memory_reg[2][4]   
                                                 memory_reg[2][5]   
                                                 memory_reg[2][6]   
                                                 memory_reg[2][7]   
                                                 memory_reg[2][8]   
                                                 memory_reg[2][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST29
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_522 (/designs/ROUTER/in..comb/g2670/pins_out/Y)
          	   	TCF = (0.01590, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1976
          	   	TCF = (0.02000, 0.031250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST29        16    memory_reg[3][0]   
                                                 memory_reg[3][10]  
                                                 memory_reg[3][11]  
                                                 memory_reg[3][12]  
                                                 memory_reg[3][13]  
                                                 memory_reg[3][14]  
                                                 memory_reg[3][15]  
                                                 memory_reg[3][1]   
                                                 memory_reg[3][2]   
                                                 memory_reg[3][3]   
                                                 memory_reg[3][4]   
                                                 memory_reg[3][5]   
                                                 memory_reg[3][6]   
                                                 memory_reg[3][7]   
                                                 memory_reg[3][8]   
                                                 memory_reg[3][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST30
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2635 (/designs/ROUTER/in..mb/drc4122/pins_out/Y)
          	   	TCF = (0.03250, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1979
          	   	TCF = (0.00310, 0.002500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST30        16    memory_reg[4][0]   
                                                 memory_reg[4][10]  
                                                 memory_reg[4][11]  
                                                 memory_reg[4][12]  
                                                 memory_reg[4][13]  
                                                 memory_reg[4][14]  
                                                 memory_reg[4][15]  
                                                 memory_reg[4][1]   
                                                 memory_reg[4][2]   
                                                 memory_reg[4][3]   
                                                 memory_reg[4][4]   
                                                 memory_reg[4][5]   
                                                 memory_reg[4][6]   
                                                 memory_reg[4][7]   
                                                 memory_reg[4][8]   
                                                 memory_reg[4][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST31
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_459 (/designs/ROUTER/in..comb/g2668/pins_out/Y)
          	   	TCF = (0.00440, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1982
          	   	TCF = (0.00560, 0.011250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST31        16    memory_reg[5][0]   
                                                 memory_reg[5][10]  
                                                 memory_reg[5][11]  
                                                 memory_reg[5][12]  
                                                 memory_reg[5][13]  
                                                 memory_reg[5][14]  
                                                 memory_reg[5][15]  
                                                 memory_reg[5][1]   
                                                 memory_reg[5][2]   
                                                 memory_reg[5][3]   
                                                 memory_reg[5][4]   
                                                 memory_reg[5][5]   
                                                 memory_reg[5][6]   
                                                 memory_reg[5][7]   
                                                 memory_reg[5][8]   
                                                 memory_reg[5][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST32
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_460 (/designs/ROUTER/in..comb/g2669/pins_out/Y)
          	   	TCF = (0.01880, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1985
          	   	TCF = (0.01620, 0.026250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST32        16    memory_reg[6][0]   
                                                 memory_reg[6][10]  
                                                 memory_reg[6][11]  
                                                 memory_reg[6][12]  
                                                 memory_reg[6][13]  
                                                 memory_reg[6][14]  
                                                 memory_reg[6][15]  
                                                 memory_reg[6][1]   
                                                 memory_reg[6][2]   
                                                 memory_reg[6][3]   
                                                 memory_reg[6][4]   
                                                 memory_reg[6][5]   
                                                 memory_reg[6][6]   
                                                 memory_reg[6][7]   
                                                 memory_reg[6][8]   
                                                 memory_reg[6][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST33
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2605 (/designs/ROUTER/in..mb/drc4104/pins_out/Y)
          	   	TCF = (0.03750, 0.008750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1988
          	   	TCF = (0.01000, 0.020625/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST33        16    memory_reg[7][0]   
                                                 memory_reg[7][10]  
                                                 memory_reg[7][11]  
                                                 memory_reg[7][12]  
                                                 memory_reg[7][13]  
                                                 memory_reg[7][14]  
                                                 memory_reg[7][15]  
                                                 memory_reg[7][1]   
                                                 memory_reg[7][2]   
                                                 memory_reg[7][3]   
                                                 memory_reg[7][4]   
                                                 memory_reg[7][5]   
                                                 memory_reg[7][6]   
                                                 memory_reg[7][7]   
                                                 memory_reg[7][8]   
                                                 memory_reg[7][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST34
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_515 (/designs/ROUTER/in.._comb/g758/pins_out/Y)
          	   	TCF = (0.53750, 0.031250/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_524 (/designs/ROUTER/in..comb/g3035/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1991
          	   	TCF = (0.26530, 0.356250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST34         4    rd_pointer_reg[0]  
                                                 rd_pointer_reg[1]  
                                                 rd_pointer_reg[2]  
                                                 rd_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST35
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_4 (ROUTER/nl)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_514 (/designs/ROUTER/in..comb/g2996/pins_out/Y)
          	   	TCF = (0.76910, 0.022500/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_524 (/designs/ROUTER/in..comb/g3035/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1994
          	   	TCF = (0.37410, 0.505625/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_4           RC_CG_HIER_INST35         4    wr_pointer_reg[0]  
                                                 wr_pointer_reg[1]  
                                                 wr_pointer_reg[2]  
                                                 wr_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST36
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1587 (/designs/ROUTER/in..mb/drc3600/pins_out/Y)
          	   	TCF = (0.24500, 0.027500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.10280, 0.152500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST36        16    memory_reg[0][0]   
                                                 memory_reg[0][10]  
                                                 memory_reg[0][11]  
                                                 memory_reg[0][12]  
                                                 memory_reg[0][13]  
                                                 memory_reg[0][14]  
                                                 memory_reg[0][15]  
                                                 memory_reg[0][1]   
                                                 memory_reg[0][2]   
                                                 memory_reg[0][3]   
                                                 memory_reg[0][4]   
                                                 memory_reg[0][5]   
                                                 memory_reg[0][6]   
                                                 memory_reg[0][7]   
                                                 memory_reg[0][8]   
                                                 memory_reg[0][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST37
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1769 (/designs/ROUTER/in..mb/drc3679/pins_out/Y)
          	   	TCF = (0.01470, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1973
          	   	TCF = (0.00620, 0.013750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST37        16    memory_reg[1][0]   
                                                 memory_reg[1][10]  
                                                 memory_reg[1][11]  
                                                 memory_reg[1][12]  
                                                 memory_reg[1][13]  
                                                 memory_reg[1][14]  
                                                 memory_reg[1][15]  
                                                 memory_reg[1][1]   
                                                 memory_reg[1][2]   
                                                 memory_reg[1][3]   
                                                 memory_reg[1][4]   
                                                 memory_reg[1][5]   
                                                 memory_reg[1][6]   
                                                 memory_reg[1][7]   
                                                 memory_reg[1][8]   
                                                 memory_reg[1][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST38
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_918 (/designs/ROUTER/in..mb/drc3275/pins_out/Y)
          	   	TCF = (0.01780, 0.003750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1976
          	   	TCF = (0.01090, 0.015000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST38        16    memory_reg[2][0]   
                                                 memory_reg[2][10]  
                                                 memory_reg[2][11]  
                                                 memory_reg[2][12]  
                                                 memory_reg[2][13]  
                                                 memory_reg[2][14]  
                                                 memory_reg[2][15]  
                                                 memory_reg[2][1]   
                                                 memory_reg[2][2]   
                                                 memory_reg[2][3]   
                                                 memory_reg[2][4]   
                                                 memory_reg[2][5]   
                                                 memory_reg[2][6]   
                                                 memory_reg[2][7]   
                                                 memory_reg[2][8]   
                                                 memory_reg[2][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST39
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1765 (/designs/ROUTER/in..mb/drc3677/pins_out/Y)
          	   	TCF = (0.01880, 0.003750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1979
          	   	TCF = (0.02500, 0.038750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST39        16    memory_reg[3][0]   
                                                 memory_reg[3][10]  
                                                 memory_reg[3][11]  
                                                 memory_reg[3][12]  
                                                 memory_reg[3][13]  
                                                 memory_reg[3][14]  
                                                 memory_reg[3][15]  
                                                 memory_reg[3][1]   
                                                 memory_reg[3][2]   
                                                 memory_reg[3][3]   
                                                 memory_reg[3][4]   
                                                 memory_reg[3][5]   
                                                 memory_reg[3][6]   
                                                 memory_reg[3][7]   
                                                 memory_reg[3][8]   
                                                 memory_reg[3][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST40
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_675 (/designs/ROUTER/in..mb/drc3160/pins_out/Y)
          	   	TCF = (0.04940, 0.006250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1982
          	   	TCF = (0.02340, 0.032500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST40        16    memory_reg[4][0]   
                                                 memory_reg[4][10]  
                                                 memory_reg[4][11]  
                                                 memory_reg[4][12]  
                                                 memory_reg[4][13]  
                                                 memory_reg[4][14]  
                                                 memory_reg[4][15]  
                                                 memory_reg[4][1]   
                                                 memory_reg[4][2]   
                                                 memory_reg[4][3]   
                                                 memory_reg[4][4]   
                                                 memory_reg[4][5]   
                                                 memory_reg[4][6]   
                                                 memory_reg[4][7]   
                                                 memory_reg[4][8]   
                                                 memory_reg[4][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST41
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_434 (/designs/ROUTER/in..comb/g2690/pins_out/Y)
          	   	TCF = (0.04840, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1985
          	   	TCF = (0.02250, 0.028750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST41        16    memory_reg[5][0]   
                                                 memory_reg[5][10]  
                                                 memory_reg[5][11]  
                                                 memory_reg[5][12]  
                                                 memory_reg[5][13]  
                                                 memory_reg[5][14]  
                                                 memory_reg[5][15]  
                                                 memory_reg[5][1]   
                                                 memory_reg[5][2]   
                                                 memory_reg[5][3]   
                                                 memory_reg[5][4]   
                                                 memory_reg[5][5]   
                                                 memory_reg[5][6]   
                                                 memory_reg[5][7]   
                                                 memory_reg[5][8]   
                                                 memory_reg[5][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST42
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_2873 (/designs/ROUTER/in..mb/drc4142/pins_out/Y)
          	   	TCF = (0.02500, 0.011250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1988
          	   	TCF = (0.02690, 0.038750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST42        16    memory_reg[6][0]   
                                                 memory_reg[6][10]  
                                                 memory_reg[6][11]  
                                                 memory_reg[6][12]  
                                                 memory_reg[6][13]  
                                                 memory_reg[6][14]  
                                                 memory_reg[6][15]  
                                                 memory_reg[6][1]   
                                                 memory_reg[6][2]   
                                                 memory_reg[6][3]   
                                                 memory_reg[6][4]   
                                                 memory_reg[6][5]   
                                                 memory_reg[6][6]   
                                                 memory_reg[6][7]   
                                                 memory_reg[6][8]   
                                                 memory_reg[6][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST43
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_611 (/designs/ROUTER/in..mb/drc3112/pins_out/Y)
          	   	TCF = (0.04660, 0.008750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1991
          	   	TCF = (0.02310, 0.037500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST43        16    memory_reg[7][0]   
                                                 memory_reg[7][10]  
                                                 memory_reg[7][11]  
                                                 memory_reg[7][12]  
                                                 memory_reg[7][13]  
                                                 memory_reg[7][14]  
                                                 memory_reg[7][15]  
                                                 memory_reg[7][1]   
                                                 memory_reg[7][2]   
                                                 memory_reg[7][3]   
                                                 memory_reg[7][4]   
                                                 memory_reg[7][5]   
                                                 memory_reg[7][6]   
                                                 memory_reg[7][7]   
                                                 memory_reg[7][8]   
                                                 memory_reg[7][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST44
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_489 (/designs/ROUTER/in.._comb/g758/pins_out/Y)
          	   	TCF = (0.58280, 0.040000/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_499 (/designs/ROUTER/in..comb/g3010/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1994
          	   	TCF = (0.27120, 0.373750/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST44         4    rd_pointer_reg[0]  
                                                 rd_pointer_reg[1]  
                                                 rd_pointer_reg[2]  
                                                 rd_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST45
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_2 (ROUTER/ns)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_490 (/designs/ROUTER/in..comb/g2972/pins_out/Y)
          	   	TCF = (0.79780, 0.018750/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_499 (/designs/ROUTER/in..comb/g3010/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1997
          	   	TCF = (0.39840, 0.525000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_2           RC_CG_HIER_INST45         4    wr_pointer_reg[0]  
                                                 wr_pointer_reg[1]  
                                                 wr_pointer_reg[2]  
                                                 wr_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST46
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1938 (/designs/ROUTER/in..mb/drc3743/pins_out/Y)
          	   	TCF = (0.30470, 0.023750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk
          	   	TCF = (0.14780, 0.198125/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST46        16    memory_reg[0][0]   
                                                 memory_reg[0][10]  
                                                 memory_reg[0][11]  
                                                 memory_reg[0][12]  
                                                 memory_reg[0][13]  
                                                 memory_reg[0][14]  
                                                 memory_reg[0][15]  
                                                 memory_reg[0][1]   
                                                 memory_reg[0][2]   
                                                 memory_reg[0][3]   
                                                 memory_reg[0][4]   
                                                 memory_reg[0][5]   
                                                 memory_reg[0][6]   
                                                 memory_reg[0][7]   
                                                 memory_reg[0][8]   
                                                 memory_reg[0][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST47
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_430 (/designs/ROUTER/in..comb/g2684/pins_out/Y)
          	   	TCF = (0.01970, 0.003750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1965
          	   	TCF = (0.01720, 0.026250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST47        16    memory_reg[1][0]   
                                                 memory_reg[1][10]  
                                                 memory_reg[1][11]  
                                                 memory_reg[1][12]  
                                                 memory_reg[1][13]  
                                                 memory_reg[1][14]  
                                                 memory_reg[1][15]  
                                                 memory_reg[1][1]   
                                                 memory_reg[1][2]   
                                                 memory_reg[1][3]   
                                                 memory_reg[1][4]   
                                                 memory_reg[1][5]   
                                                 memory_reg[1][6]   
                                                 memory_reg[1][7]   
                                                 memory_reg[1][8]   
                                                 memory_reg[1][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST48
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_820 (/designs/ROUTER/in..mb/drc3193/pins_out/Y)
          	   	TCF = (0.02620, 0.005000/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1968
          	   	TCF = (0.01060, 0.012500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST48        16    memory_reg[2][0]   
                                                 memory_reg[2][10]  
                                                 memory_reg[2][11]  
                                                 memory_reg[2][12]  
                                                 memory_reg[2][13]  
                                                 memory_reg[2][14]  
                                                 memory_reg[2][15]  
                                                 memory_reg[2][1]   
                                                 memory_reg[2][2]   
                                                 memory_reg[2][3]   
                                                 memory_reg[2][4]   
                                                 memory_reg[2][5]   
                                                 memory_reg[2][6]   
                                                 memory_reg[2][7]   
                                                 memory_reg[2][8]   
                                                 memory_reg[2][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST49
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_713 (/designs/ROUTER/in..mb/drc3140/pins_out/Y)
          	   	TCF = (0.02030, 0.003750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1971
          	   	TCF = (0.02030, 0.030000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST49        16    memory_reg[3][0]   
                                                 memory_reg[3][10]  
                                                 memory_reg[3][11]  
                                                 memory_reg[3][12]  
                                                 memory_reg[3][13]  
                                                 memory_reg[3][14]  
                                                 memory_reg[3][15]  
                                                 memory_reg[3][1]   
                                                 memory_reg[3][2]   
                                                 memory_reg[3][3]   
                                                 memory_reg[3][4]   
                                                 memory_reg[3][5]   
                                                 memory_reg[3][6]   
                                                 memory_reg[3][7]   
                                                 memory_reg[3][8]   
                                                 memory_reg[3][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST50
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_1803 (/designs/ROUTER/in..mb/drc3684/pins_out/Y)
          	   	TCF = (0.03940, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1974
          	   	TCF = (0.00000, 0.000000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST50        16    memory_reg[4][0]   
                                                 memory_reg[4][10]  
                                                 memory_reg[4][11]  
                                                 memory_reg[4][12]  
                                                 memory_reg[4][13]  
                                                 memory_reg[4][14]  
                                                 memory_reg[4][15]  
                                                 memory_reg[4][1]   
                                                 memory_reg[4][2]   
                                                 memory_reg[4][3]   
                                                 memory_reg[4][4]   
                                                 memory_reg[4][5]   
                                                 memory_reg[4][6]   
                                                 memory_reg[4][7]   
                                                 memory_reg[4][8]   
                                                 memory_reg[4][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST51
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_787 (/designs/ROUTER/in..mb/drc3178/pins_out/Y)
          	   	TCF = (0.00440, 0.003750/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1977
          	   	TCF = (0.02720, 0.040000/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST51        16    memory_reg[5][0]   
                                                 memory_reg[5][10]  
                                                 memory_reg[5][11]  
                                                 memory_reg[5][12]  
                                                 memory_reg[5][13]  
                                                 memory_reg[5][14]  
                                                 memory_reg[5][15]  
                                                 memory_reg[5][1]   
                                                 memory_reg[5][2]   
                                                 memory_reg[5][3]   
                                                 memory_reg[5][4]   
                                                 memory_reg[5][5]   
                                                 memory_reg[5][6]   
                                                 memory_reg[5][7]   
                                                 memory_reg[5][8]   
                                                 memory_reg[5][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST52
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_814 (/designs/ROUTER/in..mb/drc3191/pins_out/Y)
          	   	TCF = (0.04530, 0.007500/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1980
          	   	TCF = (0.01060, 0.016250/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST52        16    memory_reg[6][0]   
                                                 memory_reg[6][10]  
                                                 memory_reg[6][11]  
                                                 memory_reg[6][12]  
                                                 memory_reg[6][13]  
                                                 memory_reg[6][14]  
                                                 memory_reg[6][15]  
                                                 memory_reg[6][1]   
                                                 memory_reg[6][2]   
                                                 memory_reg[6][3]   
                                                 memory_reg[6][4]   
                                                 memory_reg[6][5]   
                                                 memory_reg[6][6]   
                                                 memory_reg[6][7]   
                                                 memory_reg[6][8]   
                                                 memory_reg[6][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST53
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_539 (/designs/ROUTER/in..mb/drc3027/pins_out/Y)
          	   	TCF = (0.02090, 0.006250/ns)
    test 	 = 	LOGIC0
  Outputs:
    ck_out 	 = 	rc_gclk_1983
          	   	TCF = (0.01560, 0.017500/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST53        16    memory_reg[7][0]   
                                                 memory_reg[7][10]  
                                                 memory_reg[7][11]  
                                                 memory_reg[7][12]  
                                                 memory_reg[7][13]  
                                                 memory_reg[7][14]  
                                                 memory_reg[7][15]  
                                                 memory_reg[7][1]   
                                                 memory_reg[7][2]   
                                                 memory_reg[7][3]   
                                                 memory_reg[7][4]   
                                                 memory_reg[7][5]   
                                                 memory_reg[7][6]   
                                                 memory_reg[7][7]   
                                                 memory_reg[7][8]   
                                                 memory_reg[7][9]   
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST54
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_949 (/designs/ROUTER/in..mb/drc3260/pins_out/Y)
          	   	TCF = (0.96000, 0.012500/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_434 (/designs/ROUTER/in..comb/g2948/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1986
          	   	TCF = (0.48190, 0.645625/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST54         4    rd_pointer_reg[0]  
                                                 rd_pointer_reg[1]  
                                                 rd_pointer_reg[2]  
                                                 rd_pointer_reg[3]  
--------------------------------------------------------------------

Clock Gating Instance : RC_CG_HIER_INST55
---------------------
  Origin:               Inserted by RC
  Libcell:              none (RC-LP created clock-gating logic)
  Style:                latch_posedge_precontrol
  Module:               FIFO_3 (ROUTER/nw)
  Type:                 Leaf level CG Instance
  Inputs:
    ck_in 	 = 	clk (/designs/ROUTER/ports_in/clk)
          	   	TCF = (0.50000, 0.666667/ns)
    enable 	 = 	n_425 (/designs/ROUTER/in..comb/g2903/pins_out/Y)
          	   	TCF = (0.72000, 0.018750/ns)
    test 	 = 	LOGIC0
    s_rst 	 = 	n_434 (/designs/ROUTER/in..comb/g2948/pins_out/Y)
          	   	TCF = (0.50030, 0.020000/ns)
  Outputs:
    ck_out 	 = 	rc_gclk_1989
          	   	TCF = (0.36190, 0.480625/ns)
  Gated FFs:
      Module      Clock Gating Instance  Fanout   Gated Flip-flops  
--------------------------------------------------------------------
 FIFO_3           RC_CG_HIER_INST55         4    wr_pointer_reg[0]  
                                                 wr_pointer_reg[1]  
                                                 wr_pointer_reg[2]  
                                                 wr_pointer_reg[3]  
--------------------------------------------------------------------


