// Seed: 2828242700
module module_0 (
    input logic id_0,
    input wand id_1
    , id_7,
    output supply1 id_2,
    output wand id_3,
    output logic id_4,
    output wire id_5
);
  always #1 begin
    if (1) id_4 <= id_0;
  end
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3
    , id_29,
    output tri1 id_4,
    output tri id_5,
    input wor id_6,
    input logic id_7,
    input logic id_8,
    input supply0 id_9,
    output wire id_10,
    output tri0 id_11,
    input tri id_12,
    output wand id_13,
    input tri0 id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output uwire id_20,
    output supply1 id_21,
    output tri1 id_22,
    input tri1 id_23,
    output tri id_24,
    output supply0 id_25,
    input tri0 id_26,
    output supply1 id_27
);
  reg id_30;
  always @(id_14 or posedge 1'h0 & id_14) begin
    id_1 <= id_8;
  end
  wire id_31;
  module_0(
      id_8, id_26, id_5, id_11, id_1, id_22
  );
  initial id_30 = #1 id_7;
endmodule
