============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Jun 25 16:25:53 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(101)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
RUN-1001 : Project manager successfully analyzed 40 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.390408s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (69.7%)

RUN-1004 : used memory is 280 MB, reserved memory is 257 MB, peak memory is 286 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 100145752440832"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4264902524928"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 89451283873792"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10154 instances
RUN-0007 : 6257 luts, 3027 seqs, 485 mslices, 253 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11393 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6760 nets have 2 pins
RUN-1001 : 3350 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1304     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     692     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  63   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 82
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10152 instances, 6257 luts, 3027 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48135, tnet num: 11391, tinst num: 10152, tnode num: 58305, tedge num: 78736.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.966051s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (51.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.77028e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10152.
PHY-3001 : Level 1 #clusters 1500.
PHY-3001 : End clustering;  0.081874s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 784515, overlap = 309.875
PHY-3002 : Step(2): len = 684239, overlap = 340.469
PHY-3002 : Step(3): len = 472922, overlap = 440.938
PHY-3002 : Step(4): len = 407996, overlap = 479.812
PHY-3002 : Step(5): len = 340513, overlap = 554.938
PHY-3002 : Step(6): len = 281778, overlap = 620.125
PHY-3002 : Step(7): len = 234094, overlap = 679.938
PHY-3002 : Step(8): len = 201975, overlap = 727.969
PHY-3002 : Step(9): len = 176634, overlap = 781.031
PHY-3002 : Step(10): len = 156076, overlap = 807.688
PHY-3002 : Step(11): len = 144309, overlap = 833.375
PHY-3002 : Step(12): len = 132132, overlap = 859.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.32022e-06
PHY-3002 : Step(13): len = 143953, overlap = 802.031
PHY-3002 : Step(14): len = 194270, overlap = 658.25
PHY-3002 : Step(15): len = 207059, overlap = 619.562
PHY-3002 : Step(16): len = 213651, overlap = 605.406
PHY-3002 : Step(17): len = 206540, overlap = 611.969
PHY-3002 : Step(18): len = 204714, overlap = 609.094
PHY-3002 : Step(19): len = 198508, overlap = 611.156
PHY-3002 : Step(20): len = 197480, overlap = 605.531
PHY-3002 : Step(21): len = 193021, overlap = 599.062
PHY-3002 : Step(22): len = 190912, overlap = 590.969
PHY-3002 : Step(23): len = 188557, overlap = 601.312
PHY-3002 : Step(24): len = 187810, overlap = 580.938
PHY-3002 : Step(25): len = 187834, overlap = 575.156
PHY-3002 : Step(26): len = 188279, overlap = 563.312
PHY-3002 : Step(27): len = 187796, overlap = 587.312
PHY-3002 : Step(28): len = 185577, overlap = 614.719
PHY-3002 : Step(29): len = 183067, overlap = 625.531
PHY-3002 : Step(30): len = 179318, overlap = 615.562
PHY-3002 : Step(31): len = 176602, overlap = 613.344
PHY-3002 : Step(32): len = 173744, overlap = 591.406
PHY-3002 : Step(33): len = 172619, overlap = 600.062
PHY-3002 : Step(34): len = 171947, overlap = 588.656
PHY-3002 : Step(35): len = 171642, overlap = 577.688
PHY-3002 : Step(36): len = 170428, overlap = 576.969
PHY-3002 : Step(37): len = 169288, overlap = 559.281
PHY-3002 : Step(38): len = 168523, overlap = 559.219
PHY-3002 : Step(39): len = 168457, overlap = 563.938
PHY-3002 : Step(40): len = 167626, overlap = 579.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.64045e-06
PHY-3002 : Step(41): len = 175336, overlap = 577
PHY-3002 : Step(42): len = 189767, overlap = 560.531
PHY-3002 : Step(43): len = 195590, overlap = 535.688
PHY-3002 : Step(44): len = 198473, overlap = 511.469
PHY-3002 : Step(45): len = 199470, overlap = 501.375
PHY-3002 : Step(46): len = 199806, overlap = 524.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.28089e-06
PHY-3002 : Step(47): len = 210928, overlap = 506.156
PHY-3002 : Step(48): len = 228728, overlap = 432.906
PHY-3002 : Step(49): len = 236673, overlap = 410.875
PHY-3002 : Step(50): len = 239462, overlap = 386.344
PHY-3002 : Step(51): len = 239639, overlap = 386.781
PHY-3002 : Step(52): len = 238559, overlap = 379.75
PHY-3002 : Step(53): len = 237370, overlap = 381.25
PHY-3002 : Step(54): len = 236208, overlap = 373.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.85618e-05
PHY-3002 : Step(55): len = 253231, overlap = 347.469
PHY-3002 : Step(56): len = 270781, overlap = 313.469
PHY-3002 : Step(57): len = 280827, overlap = 303.969
PHY-3002 : Step(58): len = 284147, overlap = 299.062
PHY-3002 : Step(59): len = 282603, overlap = 291.219
PHY-3002 : Step(60): len = 280917, overlap = 299.906
PHY-3002 : Step(61): len = 279413, overlap = 295
PHY-3002 : Step(62): len = 278956, overlap = 290.656
PHY-3002 : Step(63): len = 278587, overlap = 282.844
PHY-3002 : Step(64): len = 278138, overlap = 281.156
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.71236e-05
PHY-3002 : Step(65): len = 292500, overlap = 259.125
PHY-3002 : Step(66): len = 305765, overlap = 231.438
PHY-3002 : Step(67): len = 313499, overlap = 201.156
PHY-3002 : Step(68): len = 316631, overlap = 196.25
PHY-3002 : Step(69): len = 318056, overlap = 201.031
PHY-3002 : Step(70): len = 319748, overlap = 189.625
PHY-3002 : Step(71): len = 319787, overlap = 174.688
PHY-3002 : Step(72): len = 319818, overlap = 180.469
PHY-3002 : Step(73): len = 319478, overlap = 186.312
PHY-3002 : Step(74): len = 319947, overlap = 193.875
PHY-3002 : Step(75): len = 319358, overlap = 191.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.42471e-05
PHY-3002 : Step(76): len = 332214, overlap = 181.75
PHY-3002 : Step(77): len = 340529, overlap = 168.406
PHY-3002 : Step(78): len = 343602, overlap = 165.5
PHY-3002 : Step(79): len = 347653, overlap = 153.156
PHY-3002 : Step(80): len = 350857, overlap = 158.656
PHY-3002 : Step(81): len = 353032, overlap = 159.031
PHY-3002 : Step(82): len = 351437, overlap = 160.281
PHY-3002 : Step(83): len = 351007, overlap = 166.219
PHY-3002 : Step(84): len = 351287, overlap = 160.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000148494
PHY-3002 : Step(85): len = 360706, overlap = 163.25
PHY-3002 : Step(86): len = 369525, overlap = 162.25
PHY-3002 : Step(87): len = 372859, overlap = 151.969
PHY-3002 : Step(88): len = 375408, overlap = 142.344
PHY-3002 : Step(89): len = 377626, overlap = 139.625
PHY-3002 : Step(90): len = 379475, overlap = 128.156
PHY-3002 : Step(91): len = 378880, overlap = 119.438
PHY-3002 : Step(92): len = 379527, overlap = 118
PHY-3002 : Step(93): len = 381043, overlap = 123.312
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000296989
PHY-3002 : Step(94): len = 389492, overlap = 113.688
PHY-3002 : Step(95): len = 395685, overlap = 110.031
PHY-3002 : Step(96): len = 396389, overlap = 105
PHY-3002 : Step(97): len = 398117, overlap = 103.5
PHY-3002 : Step(98): len = 402351, overlap = 103
PHY-3002 : Step(99): len = 404697, overlap = 101.969
PHY-3002 : Step(100): len = 404434, overlap = 103.156
PHY-3002 : Step(101): len = 404935, overlap = 96.2812
PHY-3002 : Step(102): len = 405804, overlap = 93.8438
PHY-3002 : Step(103): len = 406222, overlap = 93.5625
PHY-3002 : Step(104): len = 405642, overlap = 93.625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000567698
PHY-3002 : Step(105): len = 410692, overlap = 93.8125
PHY-3002 : Step(106): len = 413749, overlap = 93.125
PHY-3002 : Step(107): len = 414107, overlap = 92.625
PHY-3002 : Step(108): len = 415688, overlap = 91.3438
PHY-3002 : Step(109): len = 419291, overlap = 85.2812
PHY-3002 : Step(110): len = 422348, overlap = 83.75
PHY-3002 : Step(111): len = 421782, overlap = 83.8125
PHY-3002 : Step(112): len = 421614, overlap = 81.625
PHY-3002 : Step(113): len = 422856, overlap = 88.0625
PHY-3002 : Step(114): len = 423319, overlap = 81.6875
PHY-3002 : Step(115): len = 423029, overlap = 78.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000979487
PHY-3002 : Step(116): len = 425543, overlap = 73.5
PHY-3002 : Step(117): len = 428350, overlap = 75.8438
PHY-3002 : Step(118): len = 429273, overlap = 72.0938
PHY-3002 : Step(119): len = 430733, overlap = 75.0625
PHY-3002 : Step(120): len = 432574, overlap = 75.1875
PHY-3002 : Step(121): len = 433967, overlap = 74.0625
PHY-3002 : Step(122): len = 432784, overlap = 73.75
PHY-3002 : Step(123): len = 432797, overlap = 75.8125
PHY-3002 : Step(124): len = 434306, overlap = 80.4375
PHY-3002 : Step(125): len = 435065, overlap = 80.125
PHY-3002 : Step(126): len = 434315, overlap = 77.9375
PHY-3002 : Step(127): len = 434270, overlap = 77.9375
PHY-3002 : Step(128): len = 435487, overlap = 78.1875
PHY-3002 : Step(129): len = 436260, overlap = 76
PHY-3002 : Step(130): len = 435563, overlap = 75.875
PHY-3002 : Step(131): len = 435421, overlap = 76.9375
PHY-3002 : Step(132): len = 436692, overlap = 77.375
PHY-3002 : Step(133): len = 437451, overlap = 77.375
PHY-3002 : Step(134): len = 436823, overlap = 81.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013864s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (112.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11393.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 598880, over cnt = 1286(3%), over = 6896, worst = 32
PHY-1001 : End global iterations;  0.310954s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (25.1%)

PHY-1001 : Congestion index: top1 = 83.25, top5 = 60.82, top10 = 50.90, top15 = 44.65.
PHY-3001 : End congestion estimation;  0.418612s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (41.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407036s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (69.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000148495
PHY-3002 : Step(135): len = 502501, overlap = 30.1562
PHY-3002 : Step(136): len = 505561, overlap = 25.2812
PHY-3002 : Step(137): len = 503350, overlap = 24.1875
PHY-3002 : Step(138): len = 501155, overlap = 24.1875
PHY-3002 : Step(139): len = 501034, overlap = 22.5625
PHY-3002 : Step(140): len = 501745, overlap = 22.2812
PHY-3002 : Step(141): len = 499765, overlap = 23.3438
PHY-3002 : Step(142): len = 498792, overlap = 22.0625
PHY-3002 : Step(143): len = 497312, overlap = 20.5938
PHY-3002 : Step(144): len = 496415, overlap = 21.2812
PHY-3002 : Step(145): len = 495566, overlap = 21.625
PHY-3002 : Step(146): len = 493817, overlap = 21.9375
PHY-3002 : Step(147): len = 492652, overlap = 21.8125
PHY-3002 : Step(148): len = 491139, overlap = 21.5938
PHY-3002 : Step(149): len = 489353, overlap = 21.1875
PHY-3002 : Step(150): len = 488239, overlap = 21.3438
PHY-3002 : Step(151): len = 486509, overlap = 21.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00029699
PHY-3002 : Step(152): len = 488332, overlap = 21.4688
PHY-3002 : Step(153): len = 492903, overlap = 21.6562
PHY-3002 : Step(154): len = 494706, overlap = 22.2188
PHY-3002 : Step(155): len = 496784, overlap = 21.9062
PHY-3002 : Step(156): len = 498959, overlap = 22.0625
PHY-3002 : Step(157): len = 499997, overlap = 21.0938
PHY-3002 : Step(158): len = 501194, overlap = 21.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000593981
PHY-3002 : Step(159): len = 502278, overlap = 21.6875
PHY-3002 : Step(160): len = 504196, overlap = 21.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 149/11393.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 602752, over cnt = 1772(5%), over = 6855, worst = 54
PHY-1001 : End global iterations;  0.392760s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (55.7%)

PHY-1001 : Congestion index: top1 = 67.07, top5 = 52.55, top10 = 46.15, top15 = 42.28.
PHY-3001 : End congestion estimation;  0.515505s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (63.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400927s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (77.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000138257
PHY-3002 : Step(161): len = 502452, overlap = 135.156
PHY-3002 : Step(162): len = 502691, overlap = 82.875
PHY-3002 : Step(163): len = 498736, overlap = 78.5625
PHY-3002 : Step(164): len = 495328, overlap = 73.3125
PHY-3002 : Step(165): len = 493002, overlap = 68.3125
PHY-3002 : Step(166): len = 489794, overlap = 66.9688
PHY-3002 : Step(167): len = 487177, overlap = 64.6562
PHY-3002 : Step(168): len = 485033, overlap = 60.5
PHY-3002 : Step(169): len = 482532, overlap = 51.1875
PHY-3002 : Step(170): len = 478785, overlap = 53.125
PHY-3002 : Step(171): len = 475993, overlap = 57.3125
PHY-3002 : Step(172): len = 473905, overlap = 60.6562
PHY-3002 : Step(173): len = 471126, overlap = 61.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000276515
PHY-3002 : Step(174): len = 471690, overlap = 59.3438
PHY-3002 : Step(175): len = 474853, overlap = 52.7812
PHY-3002 : Step(176): len = 475623, overlap = 52.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000542085
PHY-3002 : Step(177): len = 480023, overlap = 49.8438
PHY-3002 : Step(178): len = 485074, overlap = 43.8438
PHY-3002 : Step(179): len = 488303, overlap = 39.4375
PHY-3002 : Step(180): len = 490246, overlap = 39.1875
PHY-3002 : Step(181): len = 491531, overlap = 38.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48135, tnet num: 11391, tinst num: 10152, tnode num: 58305, tedge num: 78736.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 274.62 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 615/11393.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600920, over cnt = 1926(5%), over = 6390, worst = 24
PHY-1001 : End global iterations;  0.438415s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 59.01, top5 = 48.84, top10 = 43.82, top15 = 40.62.
PHY-1001 : End incremental global routing;  0.571147s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (65.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11391 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437796s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.3%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10042 has valid locations, 73 needs to be replaced
PHY-3001 : design contains 10217 instances, 6293 luts, 3056 seqs, 738 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 497277
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9564/11458.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606288, over cnt = 1932(5%), over = 6412, worst = 24
PHY-1001 : End global iterations;  0.080276s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (58.4%)

PHY-1001 : Congestion index: top1 = 59.03, top5 = 48.95, top10 = 43.97, top15 = 40.77.
PHY-3001 : End congestion estimation;  0.229500s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (61.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48359, tnet num: 11456, tinst num: 10217, tnode num: 58616, tedge num: 79054.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11456 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.180365s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (64.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(182): len = 497048, overlap = 0
PHY-3002 : Step(183): len = 496889, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9578/11458.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605760, over cnt = 1933(5%), over = 6428, worst = 24
PHY-1001 : End global iterations;  0.071039s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.0%)

PHY-1001 : Congestion index: top1 = 59.25, top5 = 49.04, top10 = 44.00, top15 = 40.81.
PHY-3001 : End congestion estimation;  0.220701s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11456 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426556s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (76.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000774572
PHY-3002 : Step(184): len = 496933, overlap = 38.875
PHY-3002 : Step(185): len = 497083, overlap = 38.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00154914
PHY-3002 : Step(186): len = 497029, overlap = 38.4688
PHY-3002 : Step(187): len = 497116, overlap = 38.4688
PHY-3001 : Final: Len = 497116, Over = 38.4688
PHY-3001 : End incremental placement;  2.369649s wall, 1.546875s user + 0.078125s system = 1.625000s CPU (68.6%)

OPT-1001 : Total overflow 276.22 peak overflow 3.19
OPT-1001 : End high-fanout net optimization;  3.616894s wall, 2.281250s user + 0.109375s system = 2.390625s CPU (66.1%)

OPT-1001 : Current memory(MB): used = 523, reserve = 509, peak = 533.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9576/11458.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605872, over cnt = 1927(5%), over = 6293, worst = 24
PHY-1002 : len = 635384, over cnt = 1208(3%), over = 2954, worst = 16
PHY-1002 : len = 655400, over cnt = 350(0%), over = 760, worst = 15
PHY-1002 : len = 661816, over cnt = 129(0%), over = 244, worst = 10
PHY-1002 : len = 663616, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.603902s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (69.9%)

PHY-1001 : Congestion index: top1 = 51.57, top5 = 44.34, top10 = 40.76, top15 = 38.42.
OPT-1001 : End congestion update;  0.754946s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (74.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11456 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351286s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.6%)

OPT-0007 : Start: WNS -3111 TNS -413420 NUM_FEPS 409
OPT-0007 : Iter 1: improved WNS -3111 TNS -363870 NUM_FEPS 409 with 40 cells processed and 2200 slack improved
OPT-0007 : Iter 2: improved WNS -3111 TNS -362554 NUM_FEPS 409 with 5 cells processed and 216 slack improved
OPT-1001 : End global optimization;  1.126394s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (74.9%)

OPT-1001 : Current memory(MB): used = 523, reserve = 510, peak = 533.
OPT-1001 : End physical optimization;  5.736509s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (69.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6293 LUT to BLE ...
SYN-4008 : Packed 6293 LUT and 1299 SEQ to BLE.
SYN-4003 : Packing 1757 remaining SEQ's ...
SYN-4005 : Packed 1335 SEQ with LUT/SLICE
SYN-4006 : 3788 single LUT's are left
SYN-4006 : 422 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6715/7829 primitive instances ...
PHY-3001 : End packing;  0.454022s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4567 instances
RUN-1001 : 2217 mslices, 2218 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10422 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5542 nets have 2 pins
RUN-1001 : 3416 nets have [3 - 5] pins
RUN-1001 : 876 nets have [6 - 10] pins
RUN-1001 : 322 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4565 instances, 4435 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 516801, Over = 96.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5272/10422.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 661264, over cnt = 1201(3%), over = 1937, worst = 8
PHY-1002 : len = 667368, over cnt = 734(2%), over = 1002, worst = 8
PHY-1002 : len = 672312, over cnt = 432(1%), over = 584, worst = 6
PHY-1002 : len = 677456, over cnt = 210(0%), over = 281, worst = 5
PHY-1002 : len = 680784, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.718567s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (80.5%)

PHY-1001 : Congestion index: top1 = 55.09, top5 = 46.62, top10 = 42.30, top15 = 39.62.
PHY-3001 : End congestion estimation;  0.897980s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (81.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45368, tnet num: 10420, tinst num: 4565, tnode num: 53481, tedge num: 76923.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.323502s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (62.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.87941e-05
PHY-3002 : Step(188): len = 509820, overlap = 99.5
PHY-3002 : Step(189): len = 505489, overlap = 103
PHY-3002 : Step(190): len = 502616, overlap = 104.75
PHY-3002 : Step(191): len = 500899, overlap = 107.5
PHY-3002 : Step(192): len = 500237, overlap = 111.25
PHY-3002 : Step(193): len = 499008, overlap = 113
PHY-3002 : Step(194): len = 497791, overlap = 115
PHY-3002 : Step(195): len = 497455, overlap = 113.5
PHY-3002 : Step(196): len = 497001, overlap = 116.5
PHY-3002 : Step(197): len = 496549, overlap = 112.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000137588
PHY-3002 : Step(198): len = 503989, overlap = 101.5
PHY-3002 : Step(199): len = 509150, overlap = 98.25
PHY-3002 : Step(200): len = 509568, overlap = 95.25
PHY-3002 : Step(201): len = 510097, overlap = 91.5
PHY-3002 : Step(202): len = 510162, overlap = 93
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000257308
PHY-3002 : Step(203): len = 517845, overlap = 85.5
PHY-3002 : Step(204): len = 525079, overlap = 80.5
PHY-3002 : Step(205): len = 532113, overlap = 78.5
PHY-3002 : Step(206): len = 532250, overlap = 75.75
PHY-3002 : Step(207): len = 531468, overlap = 78.25
PHY-3002 : Step(208): len = 531558, overlap = 79
PHY-3002 : Step(209): len = 532113, overlap = 75.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000510284
PHY-3002 : Step(210): len = 537697, overlap = 71
PHY-3002 : Step(211): len = 543403, overlap = 63.5
PHY-3002 : Step(212): len = 549354, overlap = 59
PHY-3002 : Step(213): len = 551881, overlap = 55.25
PHY-3002 : Step(214): len = 552549, overlap = 58
PHY-3002 : Step(215): len = 553817, overlap = 53.75
PHY-3002 : Step(216): len = 555099, overlap = 51.25
PHY-3002 : Step(217): len = 554651, overlap = 52
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00100488
PHY-3002 : Step(218): len = 558609, overlap = 47.75
PHY-3002 : Step(219): len = 562863, overlap = 48.25
PHY-3002 : Step(220): len = 565384, overlap = 49.75
PHY-3002 : Step(221): len = 568777, overlap = 53.25
PHY-3002 : Step(222): len = 570670, overlap = 51.25
PHY-3002 : Step(223): len = 571423, overlap = 49.5
PHY-3002 : Step(224): len = 571498, overlap = 48.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00191463
PHY-3002 : Step(225): len = 573558, overlap = 47.25
PHY-3002 : Step(226): len = 574730, overlap = 46.5
PHY-3002 : Step(227): len = 576540, overlap = 45.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.109281s wall, 0.093750s user + 0.656250s system = 0.750000s CPU (67.6%)

PHY-3001 : Trial Legalized: Len = 603479
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 247/10422.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 728432, over cnt = 1565(4%), over = 2622, worst = 8
PHY-1002 : len = 739640, over cnt = 842(2%), over = 1161, worst = 6
PHY-1002 : len = 748176, over cnt = 260(0%), over = 369, worst = 6
PHY-1002 : len = 752040, over cnt = 17(0%), over = 20, worst = 3
PHY-1002 : len = 752288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.007020s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (69.8%)

PHY-1001 : Congestion index: top1 = 52.95, top5 = 45.97, top10 = 42.17, top15 = 39.79.
PHY-3001 : End congestion estimation;  1.216825s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (60.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.448063s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (76.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000246975
PHY-3002 : Step(228): len = 585656, overlap = 9
PHY-3002 : Step(229): len = 577331, overlap = 14.25
PHY-3002 : Step(230): len = 569891, overlap = 20.25
PHY-3002 : Step(231): len = 562808, overlap = 27.25
PHY-3002 : Step(232): len = 558558, overlap = 34.75
PHY-3002 : Step(233): len = 555350, overlap = 41.25
PHY-3002 : Step(234): len = 554113, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00049395
PHY-3002 : Step(235): len = 559330, overlap = 36.25
PHY-3002 : Step(236): len = 562109, overlap = 35
PHY-3002 : Step(237): len = 563898, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0009879
PHY-3002 : Step(238): len = 566615, overlap = 34
PHY-3002 : Step(239): len = 571320, overlap = 34.25
PHY-3002 : Step(240): len = 575122, overlap = 33.75
PHY-3002 : Step(241): len = 573976, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011477s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 586717, Over = 0
PHY-3001 : Spreading special nets. 33 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.031474s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.3%)

PHY-3001 : 46 instances has been re-located, deltaX = 8, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 587309, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45368, tnet num: 10420, tinst num: 4565, tnode num: 53481, tedge num: 76923.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3281/10422.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 725544, over cnt = 1385(3%), over = 2188, worst = 7
PHY-1002 : len = 734960, over cnt = 727(2%), over = 950, worst = 5
PHY-1002 : len = 743328, over cnt = 154(0%), over = 189, worst = 4
PHY-1002 : len = 745064, over cnt = 45(0%), over = 55, worst = 3
PHY-1002 : len = 745720, over cnt = 4(0%), over = 7, worst = 3
PHY-1001 : End global iterations;  0.969829s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (64.4%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.87, top10 = 40.65, top15 = 38.58.
PHY-1001 : End incremental global routing;  1.182801s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (62.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.411452s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (49.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.846017s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (60.9%)

OPT-1001 : Current memory(MB): used = 534, reserve = 528, peak = 548.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9605/10422.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745720, over cnt = 4(0%), over = 7, worst = 3
PHY-1002 : len = 745816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.180784s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.6%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.86, top10 = 40.65, top15 = 38.58.
OPT-1001 : End congestion update;  0.382186s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.382879s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (57.1%)

OPT-0007 : Start: WNS -3501 TNS -248396 NUM_FEPS 284
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4463 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4565 instances, 4435 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 598391, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025442s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 10 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 598655, Over = 0
PHY-3001 : End incremental legalization;  0.208574s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (44.9%)

OPT-0007 : Iter 1: improved WNS -3501 TNS -161227 NUM_FEPS 284 with 114 cells processed and 23105 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4463 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4565 instances, 4435 slices, 143 macros(738 instances: 485 mslices 253 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 605039, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 11 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 605219, Over = 0
PHY-3001 : End incremental legalization;  0.198742s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (39.3%)

OPT-0007 : Iter 2: improved WNS -3501 TNS -145815 NUM_FEPS 279 with 54 cells processed and 9958 slack improved
OPT-0007 : Iter 3: improved WNS -3501 TNS -145815 NUM_FEPS 279 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.468785s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 550, reserve = 542, peak = 552.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.354319s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (79.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9125/10422.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 762256, over cnt = 144(0%), over = 250, worst = 5
PHY-1002 : len = 763512, over cnt = 63(0%), over = 65, worst = 2
PHY-1002 : len = 764152, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 764152, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 764368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.552060s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 50.95, top5 = 44.83, top10 = 41.45, top15 = 39.29.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360119s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (47.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3501 TNS -147547 NUM_FEPS 284
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.551724
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3501ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10422 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10422 nets
OPT-1001 : End physical optimization;  5.965798s wall, 3.437500s user + 0.031250s system = 3.468750s CPU (58.1%)

RUN-1003 : finish command "place" in  26.338074s wall, 14.265625s user + 2.265625s system = 16.531250s CPU (62.8%)

RUN-1004 : used memory is 456 MB, reserved memory is 443 MB, peak memory is 552 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.154560s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (97.4%)

RUN-1004 : used memory is 460 MB, reserved memory is 448 MB, peak memory is 552 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4567 instances
RUN-1001 : 2217 mslices, 2218 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10422 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5542 nets have 2 pins
RUN-1001 : 3416 nets have [3 - 5] pins
RUN-1001 : 876 nets have [6 - 10] pins
RUN-1001 : 322 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45368, tnet num: 10420, tinst num: 4565, tnode num: 53481, tedge num: 76923.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2217 mslices, 2218 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 726024, over cnt = 1482(4%), over = 2520, worst = 7
PHY-1002 : len = 736944, over cnt = 865(2%), over = 1246, worst = 6
PHY-1002 : len = 746928, over cnt = 276(0%), over = 388, worst = 5
PHY-1002 : len = 751416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.783060s wall, 0.562500s user + 0.078125s system = 0.640625s CPU (81.8%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 44.35, top10 = 41.03, top15 = 38.86.
PHY-1001 : End global routing;  0.971288s wall, 0.703125s user + 0.078125s system = 0.781250s CPU (80.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 561, reserve = 552, peak = 561.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 814, reserve = 808, peak = 814.
PHY-1001 : End build detailed router design. 2.783767s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (56.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 128048, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.196719s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (62.7%)

PHY-1001 : Current memory(MB): used = 848, reserve = 844, peak = 848.
PHY-1001 : End phase 1; 1.202298s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (63.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.8997e+06, over cnt = 1170(0%), over = 1178, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 853, reserve = 848, peak = 853.
PHY-1001 : End initial routed; 30.196160s wall, 16.328125s user + 0.125000s system = 16.453125s CPU (54.5%)

PHY-1001 : Update timing.....
PHY-1001 : 265/9779(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.398   |  -961.857  |  351  
RUN-1001 :   Hold   |   0.127   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.620784s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (60.7%)

PHY-1001 : Current memory(MB): used = 852, reserve = 848, peak = 856.
PHY-1001 : End phase 2; 31.817006s wall, 17.312500s user + 0.125000s system = 17.437500s CPU (54.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.223ns STNS -951.555ns FEP 349.
PHY-1001 : End OPT Iter 1; 0.188119s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (66.4%)

PHY-1022 : len = 1.89979e+06, over cnt = 1182(0%), over = 1190, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.320184s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (53.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.85573e+06, over cnt = 299(0%), over = 301, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.806344s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (60.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.85304e+06, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.449773s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.85296e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.193353s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.85298e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.137569s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.85299e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.115323s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (81.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.85304e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.128442s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.8%)

PHY-1001 : Update timing.....
PHY-1001 : 256/9779(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.223   |  -957.648  |  351  
RUN-1001 :   Hold   |   0.127   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.637637s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (50.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.165732s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (48.3%)

PHY-1001 : Current memory(MB): used = 925, reserve = 924, peak = 925.
PHY-1001 : End phase 3; 7.154568s wall, 3.703125s user + 0.000000s system = 3.703125s CPU (51.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 13 pins with SWNS -4.052ns STNS -919.273ns FEP 349.
PHY-1001 : End OPT Iter 1; 0.197154s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (55.5%)

PHY-1022 : len = 1.853e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.324541s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (72.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.052ns, -919.273ns, 349}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.853e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.098392s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.8%)

PHY-1001 : Update timing.....
PHY-1001 : 256/9779(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.052   |  -918.837  |  349  
RUN-1001 :   Hold   |   0.127   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.591015s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (63.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 337 feed throughs used by 163 nets
PHY-1001 : End commit to database; 1.219263s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (61.5%)

PHY-1001 : Current memory(MB): used = 930, reserve = 929, peak = 930.
PHY-1001 : End phase 4; 3.260950s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (62.8%)

PHY-1003 : Routed, final wirelength = 1.853e+06
PHY-1001 : Current memory(MB): used = 932, reserve = 932, peak = 932.
PHY-1001 : End export database. 0.029581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  46.490557s wall, 25.515625s user + 0.156250s system = 25.671875s CPU (55.2%)

RUN-1003 : finish command "route" in  48.857072s wall, 27.031250s user + 0.250000s system = 27.281250s CPU (55.8%)

RUN-1004 : used memory is 880 MB, reserved memory is 878 MB, peak memory is 932 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8140   out of  19600   41.53%
#reg                     3219   out of  19600   16.42%
#le                      8560
  #lut only              5341   out of   8560   62.39%
  #reg only               420   out of   8560    4.91%
  #lut&reg               2799   out of   8560   32.70%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1688
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    246
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8560   |7402    |738     |3231    |25      |3       |
|  ISP                       |AHBISP                                          |1439   |819     |356     |837     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |571    |270     |142     |336     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |73     |43      |18      |47      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |9      |6       |0       |9       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |64     |30      |18      |37      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |5      |4       |0       |5       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |67     |35      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |2      |2       |0       |2       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |67     |27      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |4       |0       |8       |2       |0       |
|    u_CC                    |CC                                              |115    |95      |20      |69      |0       |0       |
|    u_bypass                |bypass                                          |122    |82      |40      |34      |0       |0       |
|    u_demosaic              |demosaic                                        |444    |210     |142     |285     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |102    |38      |31      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |79     |32      |27      |51      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |79     |43      |27      |53      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |93     |43      |33      |74      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |12      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |31     |20      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |5      |5       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |30     |26      |0       |25      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |13     |13      |0       |9       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |133    |72      |18      |105     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |4      |4       |0       |4       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |40     |19      |0       |40      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |33     |25      |0       |33      |0       |0       |
|  kb                        |Keyboard                                        |89     |73      |16      |46      |0       |0       |
|  sd_reader                 |sd_reader                                       |742    |638     |100     |331     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |333    |299     |34      |146     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |733    |537     |119     |416     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |412    |262     |73      |272     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |140    |90      |21      |112     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |16     |16      |0       |16      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |23      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |22      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |172    |94      |30      |131     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |29     |8       |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |21      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |36     |26      |0       |36      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |321    |275     |46      |144     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |56     |44      |12      |26      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |54     |54      |0       |19      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |100    |82      |18      |36      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |67     |55      |12      |34      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5086   |5019    |51      |1356    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |151    |85      |65      |27      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5497  
    #2          2       2092  
    #3          3       711   
    #4          4       613   
    #5        5-10      937   
    #6        11-50     499   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.419922s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (107.8%)

RUN-1004 : used memory is 881 MB, reserved memory is 880 MB, peak memory is 937 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45368, tnet num: 10420, tinst num: 4565, tnode num: 53481, tedge num: 76923.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10420 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4565
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10422, pip num: 120687
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 337
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3161 valid insts, and 327151 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.646986s wall, 90.984375s user + 0.953125s system = 91.937500s CPU (552.3%)

RUN-1004 : used memory is 943 MB, reserved memory is 946 MB, peak memory is 1108 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240625_162553.log"
