// Seed: 377684610
module module_0 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9
);
  always @(posedge id_8 or negedge -1'b0) begin : LABEL_0
    $signed(48);
    ;
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6
    , id_26,
    output uwire id_7,
    input supply1 id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output supply1 id_12,
    input wor id_13,
    input tri id_14,
    output tri0 id_15,
    output uwire id_16,
    input wor id_17,
    input wor id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output tri1 id_22,
    input supply1 id_23,
    output wand id_24
);
  logic id_27;
  ;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_22,
      id_12,
      id_17,
      id_11,
      id_14,
      id_10,
      id_7
  );
endmodule
