{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688856595551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688856595551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 08 19:49:55 2023 " "Processing started: Sat Jul 08 19:49:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688856595551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856595551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856595551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688856595946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688856595946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto1 " "Found entity 1: projeto1" {  } { { "projeto1.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/contador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor1 " "Found entity 1: divisor1" {  } { { "divisor1.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/divisor1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor8 " "Found entity 1: divisor8" {  } { { "divisor8.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/divisor8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor16 " "Found entity 1: divisor16" {  } { { "divisor16.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/divisor16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_440hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_440hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_440hz " "Found entity 1: freq_440hz" {  } { { "freq_440hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_440hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_1hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_1hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_1hz " "Found entity 1: freq_1hz" {  } { { "freq_1hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_523hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_523hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_523hz " "Found entity 1: freq_523hz" {  } { { "freq_523hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_523hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_622hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_622hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_622hz " "Found entity 1: freq_622hz" {  } { { "freq_622hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_622hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sync_8bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_sync_8bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sync_8bits " "Found entity 1: contador_sync_8bits" {  } { { "contador_sync_8bits.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/contador_sync_8bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_740hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_740hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_740hz " "Found entity 1: freq_740hz" {  } { { "freq_740hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_740hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_880hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_880hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_880hz " "Found entity 1: freq_880hz" {  } { { "freq_880hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_880hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_1046hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_1046hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_1046hz " "Found entity 1: freq_1046hz" {  } { { "freq_1046hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1046hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_1760hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_1760hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_1760hz " "Found entity 1: freq_1760hz" {  } { { "freq_1760hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1760hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_2hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freq_2hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freq_2hz " "Found entity 1: freq_2hz" {  } { { "freq_2hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_2hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testes.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testes " "Found entity 1: testes" {  } { { "testes.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/testes.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulso.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulso.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulso " "Found entity 1: pulso" {  } { { "pulso.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/pulso.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chave_led_buzzer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chave_led_buzzer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chave_led_buzzer " "Found entity 1: chave_led_buzzer" {  } { { "chave_led_buzzer.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/chave_led_buzzer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file key_debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_debouncer " "Found entity 1: key_debouncer" {  } { { "key_debouncer.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/key_debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sync_decresc_mod10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_sync_decresc_mod10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sync_decresc_mod10 " "Found entity 1: contador_sync_decresc_mod10" {  } { { "contador_sync_decresc_mod10.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/contador_sync_decresc_mod10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador1 " "Found entity 1: multiplicador1" {  } { { "multiplicador1.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/multiplicador1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file buffer_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_1bit " "Found entity 1: buffer_1bit" {  } { { "buffer_1bit.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/buffer_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_de_registradores.bdf 1 1 " "Found 1 design units, including 1 entities, in source file banco_de_registradores.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "banco_de_registradores.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_decimal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_decimal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_decimal " "Found entity 1: binary_to_decimal" {  } { { "binary_to_decimal.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/binary_to_decimal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chave_4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chave_4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chave_4bits " "Found entity 1: chave_4bits" {  } { { "chave_4bits.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/chave_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OR16 " "Found entity 1: OR16" {  } { { "OR16.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/OR16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioridade.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prioridade.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 prioridade " "Found entity 1: prioridade" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nor_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NOR_5 " "Found entity 1: NOR_5" {  } { { "NOR_5.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/NOR_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d7seg " "Found entity 1: d7seg" {  } { { "d7seg.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/d7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count10.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count10.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count10 " "Found entity 1: count10" {  } { { "count10.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/count10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603772 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto1 " "Elaborating entity \"projeto1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688856603832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:inst90 " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:inst90\"" {  } { { "projeto1.bdf" "inst90" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -128 1080 1216 0 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603856 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR16 inst77 " "Block or symbol \"OR16\" of instance \"inst77\" overlaps another block or symbol" {  } { { "banco_de_registradores.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2744 1744 2064 2888 "inst77" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688856603858 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR16 inst80 " "Block or symbol \"OR16\" of instance \"inst80\" overlaps another block or symbol" {  } { { "banco_de_registradores.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2744 2328 2648 2888 "inst80" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688856603858 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst65 " "Primitive \"GND\" of instance \"inst65\" not used" {  } { { "banco_de_registradores.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2400 1392 1424 2432 "inst65" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688856603858 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst68 " "Primitive \"VCC\" of instance \"inst68\" not used" {  } { { "banco_de_registradores.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2576 1432 1464 2592 "inst68" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688856603858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sync_8bits banco_de_registradores:inst90\|contador_sync_8bits:inst " "Elaborating entity \"contador_sync_8bits\" for hierarchy \"banco_de_registradores:inst90\|contador_sync_8bits:inst\"" {  } { { "banco_de_registradores.bdf" "inst" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 80 728 856 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulso banco_de_registradores:inst90\|contador_sync_8bits:inst\|pulso:inst1 " "Elaborating entity \"pulso\" for hierarchy \"banco_de_registradores:inst90\|contador_sync_8bits:inst\|pulso:inst1\"" {  } { { "contador_sync_8bits.bdf" "inst1" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/contador_sync_8bits.bdf" { { 360 296 424 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16 banco_de_registradores:inst90\|OR16:inst77 " "Elaborating entity \"OR16\" for hierarchy \"banco_de_registradores:inst90\|OR16:inst77\"" {  } { { "banco_de_registradores.bdf" "inst77" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2744 1744 2064 2888 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chave_4bits banco_de_registradores:inst90\|chave_4bits:inst70 " "Elaborating entity \"chave_4bits\" for hierarchy \"banco_de_registradores:inst90\|chave_4bits:inst70\"" {  } { { "banco_de_registradores.bdf" "inst70" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2592 1640 1768 2720 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_decimal banco_de_registradores:inst90\|binary_to_decimal:inst6 " "Elaborating entity \"binary_to_decimal\" for hierarchy \"banco_de_registradores:inst90\|binary_to_decimal:inst6\"" {  } { { "banco_de_registradores.bdf" "inst6" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 168 928 1024 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador banco_de_registradores:inst90\|registrador:inst67 " "Elaborating entity \"registrador\" for hierarchy \"banco_de_registradores:inst90\|registrador:inst67\"" {  } { { "banco_de_registradores.bdf" "inst67" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/banco_de_registradores.bdf" { { 2608 1496 1592 2736 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603868 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst " "Port \"CLK\" of type DFF and instance \"inst\" is missing source signal" {  } { { "registrador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { { 512 848 912 592 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856603870 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst1 " "Port \"CLK\" of type DFF and instance \"inst1\" is missing source signal" {  } { { "registrador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { { 512 1000 1064 592 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856603870 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst2 " "Port \"CLK\" of type DFF and instance \"inst2\" is missing source signal" {  } { { "registrador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { { 512 1152 1216 592 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856603870 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst3 " "Port \"CLK\" of type DFF and instance \"inst3\" is missing source signal" {  } { { "registrador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/registrador.bdf" { { 512 1312 1376 592 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856603870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador1 multiplicador1:inst44 " "Elaborating entity \"multiplicador1\" for hierarchy \"multiplicador1:inst44\"" {  } { { "projeto1.bdf" "inst44" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -216 712 856 -120 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count10 count10:inst4 " "Elaborating entity \"count10\" for hierarchy \"count10:inst4\"" {  } { { "projeto1.bdf" "inst4" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -216 552 696 -88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_1hz freq_1hz:inst23 " "Elaborating entity \"freq_1hz\" for hierarchy \"freq_1hz:inst23\"" {  } { { "projeto1.bdf" "inst23" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -264 264 424 -168 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603888 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "freq_1hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { { 200 384 520 400 "inst" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603891 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "freq_1hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { { 200 384 520 400 "inst" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1688856603891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER freq_1hz:inst23\|LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"freq_1hz:inst23\|LPM_COUNTER:inst\"" {  } { { "freq_1hz.bdf" "inst" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { { 200 384 520 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_1hz:inst23\|LPM_COUNTER:inst " "Elaborated megafunction instantiation \"freq_1hz:inst23\|LPM_COUNTER:inst\"" {  } { { "freq_1hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { { 200 384 520 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_1hz:inst23\|LPM_COUNTER:inst " "Instantiated megafunction \"freq_1hz:inst23\|LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856603937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 25000000 " "Parameter \"LPM_MODULUS\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856603937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856603937 ""}  } { { "freq_1hz.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_1hz.bdf" { { 200 384 520 400 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688856603937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_spj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_spj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_spj " "Found entity 1: cntr_spj" {  } { { "db/cntr_spj.tdf" "" { Text "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/db/cntr_spj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856603986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856603986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_spj freq_1hz:inst23\|LPM_COUNTER:inst\|cntr_spj:auto_generated " "Elaborating entity \"cntr_spj\" for hierarchy \"freq_1hz:inst23\|LPM_COUNTER:inst\|cntr_spj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856603987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dic " "Found entity 1: cmpr_dic" {  } { { "db/cmpr_dic.tdf" "" { Text "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/db/cmpr_dic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688856604033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856604033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dic freq_1hz:inst23\|LPM_COUNTER:inst\|cntr_spj:auto_generated\|cmpr_dic:cmpr1 " "Elaborating entity \"cmpr_dic\" for hierarchy \"freq_1hz:inst23\|LPM_COUNTER:inst\|cntr_spj:auto_generated\|cmpr_dic:cmpr1\"" {  } { { "db/cntr_spj.tdf" "cmpr1" { Text "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/db/cntr_spj.tdf" 160 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst79 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst79\"" {  } { { "projeto1.bdf" "inst79" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -24 1312 1408 168 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604036 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "a " "Converted elements in bus name \"a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[0\] a0 " "Converted element name(s) from \"a\[0\]\" to \"a0\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 328 608 638 344 "a\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[1\] a1 " "Converted element name(s) from \"a\[1\]\" to \"a1\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 352 608 638 368 "a\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[2\] a2 " "Converted element name(s) from \"a\[2\]\" to \"a2\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 376 608 638 392 "a\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[3\] a3 " "Converted element name(s) from \"a\[3\]\" to \"a3\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 400 608 638 416 "a\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[0\] a0 " "Converted element name(s) from \"a\[0\]\" to \"a0\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 416 632 720 432 "a\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[1\] a1 " "Converted element name(s) from \"a\[1\]\" to \"a1\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 472 632 720 488 "a\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[2\] a2 " "Converted element name(s) from \"a\[2\]\" to \"a2\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 560 632 720 576 "a\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[3\] a3 " "Converted element name(s) from \"a\[3\]\" to \"a3\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 616 632 720 632 "a\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""}  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 328 608 638 344 "a\[0\]" "" } { 352 608 638 368 "a\[1\]" "" } { 376 608 638 392 "a\[2\]" "" } { 400 608 638 416 "a\[3\]" "" } { 416 632 720 432 "a\[0\]" "" } { 472 632 720 488 "a\[1\]" "" } { 560 632 720 576 "a\[2\]" "" } { 616 632 720 632 "a\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1688856604037 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "b " "Converted elements in bus name \"b\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 648 608 639 664 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 672 608 639 688 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 696 608 639 712 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 720 608 639 736 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[0\] b0 " "Converted element name(s) from \"b\[0\]\" to \"b0\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 432 632 720 448 "b\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[1\] b1 " "Converted element name(s) from \"b\[1\]\" to \"b1\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 488 632 720 504 "b\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[2\] b2 " "Converted element name(s) from \"b\[2\]\" to \"b2\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 576 632 720 592 "b\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "b\[3\] b3 " "Converted element name(s) from \"b\[3\]\" to \"b3\"" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 632 632 720 648 "b\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1688856604037 ""}  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 648 608 639 664 "b\[0\]" "" } { 672 608 639 688 "b\[1\]" "" } { 696 608 639 712 "b\[2\]" "" } { 720 608 639 736 "b\[3\]" "" } { 432 632 720 448 "b\[0\]" "" } { 488 632 720 504 "b\[1\]" "" } { 576 632 720 592 "b\[2\]" "" } { 632 632 720 648 "b\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1688856604037 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "comparador.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/comparador.bdf" { { 328 608 638 344 "a\[0\]" "" } { 352 608 638 368 "a\[1\]" "" } { 376 608 638 392 "a\[2\]" "" } { 400 608 638 416 "a\[3\]" "" } { 648 608 639 664 "b\[0\]" "" } { 672 608 639 688 "b\[1\]" "" } { 696 608 639 712 "b\[2\]" "" } { 720 608 639 736 "b\[3\]" "" } { 416 632 720 432 "a\[0\]" "" } { 432 632 720 448 "b\[0\]" "" } { 472 632 720 488 "a\[1\]" "" } { 488 632 720 504 "b\[1\]" "" } { 560 632 720 576 "a\[2\]" "" } { 576 632 720 592 "b\[2\]" "" } { 616 632 720 632 "a\[3\]" "" } { 632 632 720 648 "b\[3\]" "" } { 344 632 632 368 "" "" } { 368 632 632 392 "" "" } { 688 632 632 712 "" "" } { 712 632 632 736 "" "" } { 736 632 632 752 "" "" } { 392 632 632 416 "" "" } { 416 632 632 432 "" "" } { 432 632 632 448 "" "" } { 448 632 632 488 "" "" } { 488 632 632 504 "" "" } { 504 632 632 576 "" "" } { 576 632 632 592 "" "" } { 592 632 632 632 "" "" } { 664 632 632 688 "" "" } { 632 632 632 648 "" "" } { 648 632 632 664 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1688856604038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chave_led_buzzer chave_led_buzzer:inst47 " "Elaborating entity \"chave_led_buzzer\" for hierarchy \"chave_led_buzzer:inst47\"" {  } { { "projeto1.bdf" "inst47" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 208 568 712 336 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor1 chave_led_buzzer:inst47\|divisor1:inst17 " "Elaborating entity \"divisor1\" for hierarchy \"chave_led_buzzer:inst47\|divisor1:inst17\"" {  } { { "chave_led_buzzer.bdf" "inst17" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/chave_led_buzzer.bdf" { { 576 1208 1304 672 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_2hz chave_led_buzzer:inst47\|freq_2hz:inst31 " "Elaborating entity \"freq_2hz\" for hierarchy \"chave_led_buzzer:inst47\|freq_2hz:inst31\"" {  } { { "chave_led_buzzer.bdf" "inst31" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/chave_led_buzzer.bdf" { { 576 1032 1192 672 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor16 chave_led_buzzer:inst47\|freq_2hz:inst31\|divisor16:inst " "Elaborating entity \"divisor16\" for hierarchy \"chave_led_buzzer:inst47\|freq_2hz:inst31\|divisor16:inst\"" {  } { { "freq_2hz.bdf" "inst" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/freq_2hz.bdf" { { 200 304 400 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor8 chave_led_buzzer:inst47\|freq_2hz:inst31\|divisor16:inst\|divisor8:inst1 " "Elaborating entity \"divisor8\" for hierarchy \"chave_led_buzzer:inst47\|freq_2hz:inst31\|divisor16:inst\|divisor8:inst1\"" {  } { { "divisor16.bdf" "inst1" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/divisor16.bdf" { { 168 760 856 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debouncer key_debouncer:inst48 " "Elaborating entity \"key_debouncer\" for hierarchy \"key_debouncer:inst48\"" {  } { { "projeto1.bdf" "inst48" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 152 -80 128 248 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_440hz key_debouncer:inst48\|freq_440hz:inst24 " "Elaborating entity \"freq_440hz\" for hierarchy \"key_debouncer:inst48\|freq_440hz:inst24\"" {  } { { "key_debouncer.bdf" "inst24" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/key_debouncer.bdf" { { 384 80 240 480 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_523hz freq_523hz:inst3 " "Elaborating entity \"freq_523hz\" for hierarchy \"freq_523hz:inst3\"" {  } { { "projeto1.bdf" "inst3" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 272 376 536 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_622hz freq_622hz:inst11 " "Elaborating entity \"freq_622hz\" for hierarchy \"freq_622hz:inst11\"" {  } { { "projeto1.bdf" "inst11" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 464 376 536 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_740hz freq_740hz:inst12 " "Elaborating entity \"freq_740hz\" for hierarchy \"freq_740hz:inst12\"" {  } { { "projeto1.bdf" "inst12" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 656 376 536 752 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_880hz freq_880hz:inst13 " "Elaborating entity \"freq_880hz\" for hierarchy \"freq_880hz:inst13\"" {  } { { "projeto1.bdf" "inst13" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 848 368 528 944 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prioridade prioridade:inst5 " "Elaborating entity \"prioridade\" for hierarchy \"prioridade:inst5\"" {  } { { "projeto1.bdf" "inst5" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 280 2176 2312 536 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604108 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "DFF inst10 " "Block or symbol \"DFF\" of instance \"inst10\" overlaps another block or symbol" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 144 56 120 224 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst10 " "Port \"CLK\" of type DFF and instance \"inst10\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 144 56 120 224 "inst10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst23 " "Port \"CLK\" of type DFF and instance \"inst23\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 768 448 512 848 "inst23" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst14 " "Port \"CLK\" of type DFF and instance \"inst14\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 400 216 280 480 "inst14" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst29 " "Port \"CLK\" of type DFF and instance \"inst29\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1120 656 720 1200 "inst29" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst37 " "Port \"CLK\" of type DFF and instance \"inst37\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1424 920 984 1504 "inst37" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst33 " "Port \"CLK\" of type DFF and instance \"inst33\" is missing source signal" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1744 976 1040 1824 "inst33" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1688856604109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_5 prioridade:inst5\|NOR_5:inst25 " "Elaborating entity \"NOR_5\" for hierarchy \"prioridade:inst5\|NOR_5:inst25\"" {  } { { "prioridade.bdf" "inst25" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 232 56 184 328 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_1046hz freq_1046hz:inst83 " "Elaborating entity \"freq_1046hz\" for hierarchy \"freq_1046hz:inst83\"" {  } { { "projeto1.bdf" "inst83" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -72 1704 1864 24 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_1760hz freq_1760hz:inst10 " "Elaborating entity \"freq_1760hz\" for hierarchy \"freq_1760hz:inst10\"" {  } { { "projeto1.bdf" "inst10" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { 176 1704 1864 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7seg d7seg:inst2 " "Elaborating entity \"d7seg\" for hierarchy \"d7seg:inst2\"" {  } { { "projeto1.bdf" "inst2" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -616 -248 -136 -424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856604138 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND4 num9 " "Primitive \"AND4\" of instance \"num9\" not used" {  } { { "d7seg.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/d7seg.bdf" { { 632 904 968 712 "num9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1688856604139 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "banco_de_registradores:inst90\|OR16:inst81\|inst2~0 " "Found clock multiplexer banco_de_registradores:inst90\|OR16:inst81\|inst2~0" {  } { { "OR16.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/OR16.bdf" { { 288 904 968 336 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1688856604619 "|projeto1|banco_de_registradores:inst90|OR16:inst81|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "banco_de_registradores:inst90\|OR16:inst79\|inst2~0 " "Found clock multiplexer banco_de_registradores:inst90\|OR16:inst79\|inst2~0" {  } { { "OR16.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/OR16.bdf" { { 288 904 968 336 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1688856604619 "|projeto1|banco_de_registradores:inst90|OR16:inst79|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "banco_de_registradores:inst90\|OR16:inst80\|inst2~0 " "Found clock multiplexer banco_de_registradores:inst90\|OR16:inst80\|inst2~0" {  } { { "OR16.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/OR16.bdf" { { 288 904 968 336 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1688856604619 "|projeto1|banco_de_registradores:inst90|OR16:inst80|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1688856604619 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst10 prioridade:inst5\|inst10~_emulated prioridade:inst5\|inst10~1 " "Register \"prioridade:inst5\|inst10\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst10~_emulated\" and latch \"prioridade:inst5\|inst10~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 144 56 120 224 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst23 prioridade:inst5\|inst23~_emulated prioridade:inst5\|inst23~1 " "Register \"prioridade:inst5\|inst23\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst23~_emulated\" and latch \"prioridade:inst5\|inst23~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 768 448 512 848 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst14 prioridade:inst5\|inst14~_emulated prioridade:inst5\|inst14~1 " "Register \"prioridade:inst5\|inst14\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst14~_emulated\" and latch \"prioridade:inst5\|inst14~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 400 216 280 480 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst29 prioridade:inst5\|inst29~_emulated prioridade:inst5\|inst29~1 " "Register \"prioridade:inst5\|inst29\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst29~_emulated\" and latch \"prioridade:inst5\|inst29~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1120 656 720 1200 "inst29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst37 prioridade:inst5\|inst37~_emulated prioridade:inst5\|inst37~1 " "Register \"prioridade:inst5\|inst37\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst37~_emulated\" and latch \"prioridade:inst5\|inst37~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1424 920 984 1504 "inst37" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst37"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "prioridade:inst5\|inst33 prioridade:inst5\|inst33~_emulated prioridade:inst5\|inst33~1 " "Register \"prioridade:inst5\|inst33\" is converted into an equivalent circuit using register \"prioridade:inst5\|inst33~_emulated\" and latch \"prioridade:inst5\|inst33~1\"" {  } { { "prioridade.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/prioridade.bdf" { { 1744 976 1040 1824 "inst33" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1688856604828 "|projeto1|prioridade:inst5|inst33"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1688856604828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1 GND " "Pin \"DIG1\" is stuck at GND" {  } { { "projeto1.bdf" "" { Schematic "C:/Users/corre/OneDrive/햞ea de Trabalho/projetoEleDigital/ufpe_eletronica_digital/Projeto 1/projeto1.bdf" { { -632 -48 128 -616 "DIG1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688856604892 "|projeto1|DIG1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688856604892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688856605115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "contador1 24 " "Ignored 24 assignments for entity \"contador1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity contador1 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688856605854 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1688856605854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688856606042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688856606042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "712 " "Implemented 712 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688856606174 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688856606174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "694 " "Implemented 694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688856606174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688856606174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688856606196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 08 19:50:06 2023 " "Processing ended: Sat Jul 08 19:50:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688856606196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688856606196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688856606196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688856606196 ""}
