Log file: /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/logs/speed-2020-10-24-021124.log


Supplied arguments
==================
--builddir            : bd
--logdir              : logs
--absolute            : False
--target-module       : run_verilator_sim

Benchmarks
==========
aha-mont64
crc32
cubic
edn
huffbench
matmult-int
minver
nbody
nettle-aes
nettle-sha256
nsichneu
picojpeg
qrduino
sglib-combined
slre
st
statemate
ud
wikisort

Benchmark           Speed
---------           -----
Running benchmark: aha-mont64
Looking for aha-mont64 results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/aha-mont64/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=aha-mont64.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 94065

Simulation running, end by pressing CTRL-c.
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  5800579
Wallclock time:   19.231 s
Simulation speed: 301626 cycles/s (301.626 kHz)

Performance Counters
====================
Cycles:                     5781145
NONE:                       0
Instructions Retired:       3385077
LSU Busy:                   9205
Fetch Wait:                 433236
Loads:                      6971
Stores:                     2234
Jumps:                      4430
Conditional Branches:       342861
Taken Conditional Branches: 264175
Compressed Instructions:    1222659
Multiply Wait:              65116
Divide Wait:                0


aha-mont64           1.45
Running benchmark: crc32
Looking for crc32 results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/crc32/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=crc32.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 94072

Simulation running, end by pressing CTRL-c.
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  5239458
Wallclock time:   17.39 s
Simulation speed: 301291 cycles/s (301.291 kHz)

Performance Counters
====================
Cycles:                     5202928
NONE:                       0
Instructions Retired:       3567027
LSU Busy:                   446753
Fetch Wait:                 445440
Loads:                      297543
Stores:                     149210
Jumps:                      297546
Conditional Branches:       148626
Taken Conditional Branches: 148479
Compressed Instructions:    2378166
Multiply Wait:              296960
Divide Wait:                0


crc32                1.30
Running benchmark: cubic
Looking for cubic results in /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/bd/src/cubic/ibex_simple_system_pcount.csv
Args to subprocess:
	- /home/mehmood/ibex/examples/sw/benchmarks/embench-iot/../../../../build/lowrisc_ibex_ibex_simple_system_0/sim-verilator/Vibex_simple_system
	- --raminit=cubic.vmem
Simulation of Ibex
==================

0840006f => 
0800006f => 
07c0006f => 
0780006f => 
0740006f => 
0700006f => 
06c0006f => 
06c0006f => 
0640006f => 
0600006f => 
Tracing can be toggled by sending SIGUSR1 to this process:
$ kill -USR1 94079

Simulation running, end by pressing CTRL-c.
Terminating simulation by software request.
- ../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv:92: Verilog $finish
Received $finish() from Verilog, shutting down simulation.

Simulation statistics
=====================
Executed cycles:  8607754
Wallclock time:   29.13 s
Simulation speed: 295494 cycles/s (295.494 kHz)

Performance Counters
====================
Cycles:                     7171739
NONE:                       0
Instructions Retired:       3894213
LSU Busy:                   666492
Fetch Wait:                 315036
Loads:                      348805
Stores:                     317687
Jumps:                      90416
Conditional Branches:       376136
Taken Conditional Branches: 204719
Compressed Instructions:    2083195
Multiply Wait:              348340
Divide Wait:                452160


cubic                1.73
Running benchmark: edn
