\doxysection{\+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def Struct Reference}
\hypertarget{struct_____s_m_b_u_s___handle_type_def}{}\label{struct_____s_m_b_u_s___handle_type_def}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}


SMBUS handle Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+smbus.\+h$>$}



Collaboration diagram for \+\_\+\+\_\+\+SMBUS\+\_\+\+Handle\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{struct_____s_m_b_u_s___handle_type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a8bdec20782b6b99587806437094c43d2}{Instance}}
\item 
\mbox{\hyperlink{struct_s_m_b_u_s___init_type_def}{SMBUS\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a930c8079019ff72009a76aff3cd49392}{Init}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}{p\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a51999331ab800faccdb97383b39819dd}{Xfer\+Size}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}{Xfer\+Count}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}{Xfer\+Options}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}{Previous\+State}}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1}{HAL\+\_\+\+SMBUS\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a6aa1ddf9a58477a561f0effe56e7bcdc}{State}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13}{HAL\+\_\+\+SMBUS\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a3a06263e063460689e9bb813896545cf}{Mode}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}{Devaddress}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a}{Event\+Count}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_____s_m_b_u_s___handle_type_def_ad8f4bea0197311e24dabb327aac2a459}{Xfer\+PEC}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SMBUS handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_____s_m_b_u_s___handle_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_____s_m_b_u_s___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!Devaddress@{Devaddress}}
\index{Devaddress@{Devaddress}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Devaddress}{Devaddress}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Devaddress}

SMBUS Target device address 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00177}{177}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

SMBUS Error code 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00175}{175}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!EventCount@{EventCount}}
\index{EventCount@{EventCount}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{EventCount}{EventCount}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a5b9ab6922825ed4ab1bfeef04f18b90a} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Event\+Count}

SMBUS Event counter 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a930c8079019ff72009a76aff3cd49392}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a930c8079019ff72009a76aff3cd49392} 
\mbox{\hyperlink{struct_s_m_b_u_s___init_type_def}{SMBUS\+\_\+\+Init\+Type\+Def}} Init}

SMBUS communication parameters 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00155}{155}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a8bdec20782b6b99587806437094c43d2}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a8bdec20782b6b99587806437094c43d2} 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

SMBUS registers base address 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00153}{153}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

SMBUS locking object 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00169}{169}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a3a06263e063460689e9bb813896545cf}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a3a06263e063460689e9bb813896545cf} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_gaf3eb99bb66f3e388777f3d123a242f13}{HAL\+\_\+\+SMBUS\+\_\+\+Mode\+Type\+Def}} Mode}

SMBUS communication mode 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00173}{173}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!pBuffPtr@{pBuffPtr}}
\index{pBuffPtr@{pBuffPtr}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pBuffPtr}{pBuffPtr}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_ae5b117ad14c78eb266b018fb972e315e} 
uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Buff\+Ptr}

Pointer to SMBUS transfer buffer 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00157}{157}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!PreviousState@{PreviousState}}
\index{PreviousState@{PreviousState}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{PreviousState}{PreviousState}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Previous\+State}

SMBUS communication Previous state and mode context for internal usage 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00166}{166}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a6aa1ddf9a58477a561f0effe56e7bcdc}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a6aa1ddf9a58477a561f0effe56e7bcdc} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_m_b_u_s___exported___types_ga566b6739a68408dafa25ad013868e7b1}{HAL\+\_\+\+SMBUS\+\_\+\+State\+Type\+Def}} State}

SMBUS communication state 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!XferCount@{XferCount}}
\index{XferCount@{XferCount}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCount}{XferCount}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Xfer\+Count}

SMBUS transfer counter 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!XferOptions@{XferOptions}}
\index{XferOptions@{XferOptions}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferOptions}{XferOptions}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Xfer\+Options}

SMBUS transfer options this parameter can be a value of \doxylink{group___s_m_b_u_s___xfer_options__definition}{SMBUS Xfer\+Options definition} 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00163}{163}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_ad8f4bea0197311e24dabb327aac2a459}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!XferPEC@{XferPEC}}
\index{XferPEC@{XferPEC}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferPEC}{XferPEC}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_ad8f4bea0197311e24dabb327aac2a459} 
uint8\+\_\+t Xfer\+PEC}

SMBUS PEC data in reception mode 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00181}{181}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{struct_____s_m_b_u_s___handle_type_def_a51999331ab800faccdb97383b39819dd}\index{\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}!XferSize@{XferSize}}
\index{XferSize@{XferSize}!\_\_SMBUS\_HandleTypeDef@{\_\_SMBUS\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferSize}{XferSize}}
{\footnotesize\ttfamily \label{struct_____s_m_b_u_s___handle_type_def_a51999331ab800faccdb97383b39819dd} 
uint16\+\_\+t Xfer\+Size}

SMBUS transfer size 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__smbus_8h}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}\end{DoxyCompactItemize}
