// Seed: 3827575868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    output wire id_3,
    output wor id_4,
    input supply0 id_5,
    output supply0 id_6,
    input wire id_7,
    input uwire id_8,
    output logic id_9,
    input wire id_10,
    output tri0 id_11,
    output tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    output wor id_15,
    id_19,
    output supply0 id_16,
    input wor id_17
);
  assign id_15 = -1;
  always id_9 <= 1;
  wire id_20, id_21, id_22, id_23;
  id_24(
      id_7, -1, 1, id_16, -1'h0
  );
  wire id_25, id_26;
  assign id_19 = id_21;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_26,
      id_22,
      id_21,
      id_19,
      id_21,
      id_23
  );
endmodule
