0.7
2020.2
Nov 18 2020
09:20:35
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_bit_sync.v,1611826643,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v,,gtwizard_ultrascale_v1_7_9_bit_synchronizer,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v,1611826643,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,,gtwizard_ultrascale_v1_7_9_gte4_drp_arb,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,,gtwizard_ultrascale_v1_7_9_gthe3_cpll_cal_freq_counter,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v,,gtwizard_ultrascale_v1_7_9_gthe3_cpll_cal,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,,gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,,gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,,gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_rx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v,,gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v,1611826643,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,,gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,,gtwizard_ultrascale_v1_7_9_gtwiz_buffbypass_rx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v,,gtwizard_ultrascale_v1_7_9_gtwiz_buffbypass_tx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,,gtwizard_ultrascale_v1_7_9_gtwiz_reset,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,,gtwizard_ultrascale_v1_7_9_gtwiz_userclk_rx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,,gtwizard_ultrascale_v1_7_9_gtwiz_userclk_tx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,,gtwizard_ultrascale_v1_7_9_gtwiz_userdata_rx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_sync.v,,gtwizard_ultrascale_v1_7_9_gtwiz_userdata_tx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v,,gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_freq_counter,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,,gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,,gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_rx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v,,gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v,,gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v,1611810636,verilog,,,,gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_sync.v,1611810636,verilog,,/home/caohy/Work/dual_line_process/xdma_bpu_rx/xdma_bpu_ex.ip_user_files/ipstatic/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v,,gtwizard_ultrascale_v1_7_9_reset_synchronizer,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_receive_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/new;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
