Timing Violation Report Min Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Mon Sep 23 18:44:18 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[2]:D
  Delay (ns):              0.186
  Slack (ns):              0.042
  Arrival (ns):            1.940
  Required (ns):           1.898

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[20]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[20]:D
  Delay (ns):              0.183
  Slack (ns):              0.045
  Arrival (ns):            3.778
  Required (ns):           3.733

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[21]:D
  Delay (ns):              0.186
  Slack (ns):              0.048
  Arrival (ns):            3.781
  Required (ns):           3.733

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_r_req:D
  Delay (ns):              0.187
  Slack (ns):              0.051
  Arrival (ns):            3.803
  Required (ns):           3.752

Path 5
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[3]:D
  Delay (ns):              0.186
  Slack (ns):              0.057
  Arrival (ns):            1.933
  Required (ns):           1.876

Path 6
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[0]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.058
  Arrival (ns):            1.934
  Required (ns):           1.876

Path 7
  From: UART_apb_0/UART_apb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/rx_byte[4]:D
  Delay (ns):              0.188
  Slack (ns):              0.059
  Arrival (ns):            1.935
  Required (ns):           1.876

Path 8
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[11].data_shifter[11][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[10].data_shifter[10][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.745
  Required (ns):           3.682

Path 9
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[19]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.753
  Required (ns):           3.690

Path 10
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[1]:D
  Delay (ns):              0.208
  Slack (ns):              0.064
  Arrival (ns):            1.962
  Required (ns):           1.898

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[3]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.761
  Required (ns):           3.697

Path 12
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[121]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.755
  Required (ns):           3.691

Path 13
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[81]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[81]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.739
  Required (ns):           3.675

Path 14
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.715
  Required (ns):           3.650

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][61]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.735
  Required (ns):           3.670

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[29]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][69]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.721
  Required (ns):           3.656

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[124]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[14]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.760
  Required (ns):           3.695

Path 18
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.744
  Required (ns):           3.679

Path 19
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.745
  Required (ns):           3.680

Path 20
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[64]:D
  Delay (ns):              0.206
  Slack (ns):              0.065
  Arrival (ns):            3.814
  Required (ns):           3.749

Path 21
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            3.748
  Required (ns):           3.682

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][61]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.736
  Required (ns):           3.670

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/din_gray_r[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_115/s0:D
  Delay (ns):              0.172
  Slack (ns):              0.066
  Arrival (ns):            3.783
  Required (ns):           3.717

Path 24
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_17:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_16:D
  Delay (ns):              0.132
  Slack (ns):              0.066
  Arrival (ns):            2.544
  Required (ns):           2.478

Path 25
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_10:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_9:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            2.547
  Required (ns):           2.481

Path 26
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_27:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_26:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            2.546
  Required (ns):           2.480

Path 27
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.734
  Required (ns):           3.667

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][71]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.728
  Required (ns):           3.661

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_1_[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[17]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            3.760
  Required (ns):           3.693

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.746
  Required (ns):           3.679

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][14]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][10]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.747
  Required (ns):           3.680

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p0_r1[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p1_r2[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.753
  Required (ns):           3.686

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_127/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_127/s1:D
  Delay (ns):              0.170
  Slack (ns):              0.067
  Arrival (ns):            3.759
  Required (ns):           3.692

Path 36
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[112]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_data[112]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.733
  Required (ns):           3.666

Path 37
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_1:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/sync_0:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.888
  Required (ns):           1.821

Path 38
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_req_tag[0]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/uncachedReqs_0_tag[0]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            1.900
  Required (ns):           1.833

Path 39
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[54]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            1.867
  Required (ns):           1.799

Path 40
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.735
  Required (ns):           3.667

Path 41
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.743
  Required (ns):           3.675

Path 42
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[16]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[17]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.752
  Required (ns):           3.684

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_140/MSC_i_141/s1:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.757
  Required (ns):           3.689

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/MSC_i_195/count_impl.timer_ld[3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.758
  Required (ns):           3.690

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/r_valid_sh[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.747
  Required (ns):           3.679

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[15]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.762
  Required (ns):           3.694

Path 47
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34]:CLK
  To:   LSRAM_0/COREAXI4SRAM_0/U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/waddr_aligned_load_r[3]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            1.879
  Required (ns):           1.810

Path 48
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.744
  Required (ns):           3.675

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.763
  Required (ns):           3.694

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[79]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.744
  Required (ns):           3.675

Path 51
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[26]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.740
  Required (ns):           3.670

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][70]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.738
  Required (ns):           3.668

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_1_[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_196/lat_n0.resettable.data_shifter_2_[2]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.761
  Required (ns):           3.691

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[10]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.763
  Required (ns):           3.693

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[15].data_shifter[15][1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.757
  Required (ns):           3.687

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][21]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][22]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[1]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.751
  Required (ns):           3.681

Path 58
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][46]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            3.737
  Required (ns):           3.667

Path 59
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[11]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[11]:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            3.733
  Required (ns):           3.663

Path 60
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            2.537
  Required (ns):           2.467

Path 61
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_13_0:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            2.545
  Required (ns):           2.475

Path 62
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_15:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/idcodeChain/regs_14:D
  Delay (ns):              0.136
  Slack (ns):              0.070
  Arrival (ns):            2.545
  Required (ns):           2.475

Path 63
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/ram_data[0][18]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/plic/enables_0_18:D
  Delay (ns):              0.135
  Slack (ns):              0.070
  Arrival (ns):            1.890
  Required (ns):           1.820

Path 64
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s1_pc[20]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/frontend/s2_pc_Z[20]:D
  Delay (ns):              0.137
  Slack (ns):              0.070
  Arrival (ns):            1.879
  Required (ns):           1.809

Path 65
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.746
  Required (ns):           3.675

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_mask_p3_po_r1[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][142]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            3.733
  Required (ns):           3.662

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[14].data_shifter[14][0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_206/data_shifter_gen[13].data_shifter[13][0]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.753
  Required (ns):           3.682

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[9]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.768
  Required (ns):           3.697

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][115]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88]:D
  Delay (ns):              0.138
  Slack (ns):              0.071
  Arrival (ns):            3.724
  Required (ns):           3.653

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/din_gray_r[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_121/MSC_i_123/MSC_i_133/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.734
  Required (ns):           3.663

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[10]:D
  Delay (ns):              0.136
  Slack (ns):              0.071
  Arrival (ns):            3.741
  Required (ns):           3.670

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/l_req_tag_int[30]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[85]:D
  Delay (ns):              0.212
  Slack (ns):              0.071
  Arrival (ns):            3.820
  Required (ns):           3.749

Path 73
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_cause[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/wb_reg_cause[2]:D
  Delay (ns):              0.209
  Slack (ns):              0.071
  Arrival (ns):            1.958
  Required (ns):           1.887

Path 74
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag[17]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[30]:D
  Delay (ns):              0.135
  Slack (ns):              0.071
  Arrival (ns):            1.885
  Required (ns):           1.814

Path 75
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.748
  Required (ns):           3.676

Path 76
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_0[0]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0]:D
  Delay (ns):              0.138
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][6]:D
  Delay (ns):              0.136
  Slack (ns):              0.072
  Arrival (ns):            3.761
  Required (ns):           3.689

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][15]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][16]:D
  Delay (ns):              0.139
  Slack (ns):              0.072
  Arrival (ns):            3.752
  Required (ns):           3.680

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][9]:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            3.753
  Required (ns):           3.681

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][44]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.739
  Required (ns):           3.667

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[3]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.735
  Required (ns):           3.663

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[66]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            3.740
  Required (ns):           3.668

Path 83
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/q:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            2.539
  Required (ns):           2.467

Path 84
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_6:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dtmInfoChain/regs_5:D
  Delay (ns):              0.140
  Slack (ns):              0.072
  Arrival (ns):            2.555
  Required (ns):           2.483

Path 85
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/mem_reg_rs2[11]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/a_data_Z[11]:D
  Delay (ns):              0.137
  Slack (ns):              0.072
  Arrival (ns):            1.894
  Required (ns):           1.822

Path 86
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.740
  Required (ns):           3.667

Path 87
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.769
  Required (ns):           3.696

Path 88
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.730
  Required (ns):           3.657

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_sh[10]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.763
  Required (ns):           3.690

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[61]:D
  Delay (ns):              0.137
  Slack (ns):              0.073
  Arrival (ns):            3.753
  Required (ns):           3.680

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[12]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.763
  Required (ns):           3.690

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[3]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.766
  Required (ns):           3.693

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][124]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33]:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.743
  Required (ns):           3.670

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_81/s0:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.749
  Required (ns):           3.676

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s0:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_89/MSC_i_91/MSC_i_94/s1:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.750
  Required (ns):           3.677

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[31]:D
  Delay (ns):              0.141
  Slack (ns):              0.073
  Arrival (ns):            3.745
  Required (ns):           3.672

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[72]:D
  Delay (ns):              0.140
  Slack (ns):              0.073
  Arrival (ns):            3.748
  Required (ns):           3.675

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[9]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[9]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.743
  Required (ns):           3.670

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[86]:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.715
  Required (ns):           3.642

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_en_early_r1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_fifo_wr_en_early_delay_0:D
  Delay (ns):              0.138
  Slack (ns):              0.073
  Arrival (ns):            3.730
  Required (ns):           3.657

