---------------------------------------
-- Generated by SIMECT
-- Generated on: 06-May-2011 13:16:46
---------------------------------------

library ieee, std;
use ieee.std_logic_1164.all;
USE ieee.electrical_systems.all;
use ieee.math_real.all;
use work.all;

ENTITY test_v_diff_i_uni IS

  PORT    (TERMINAL Vin1,Vin2,Vout: ELECTRICAL);

END ENTITY test_v_diff_i_uni;

ARCHITECTURE behavioral OF test_v_diff_i_uni IS

  CONSTANT Out_1_Num_TF_dir1_1 : REAL_VECTOR := (-2.526450554877e-02, -3.937751376465e-15, 0.0);
  CONSTANT Out_1_Den_TF_dir1_1 : REAL_VECTOR := (1.000000000000e+00, 3.256665027163e-14, 0.0);
  CONSTANT Out_1_Num_TF_dir1_2 : REAL_VECTOR := (2.526450554877e-02, 7.343348139559e-13, 0.0);
  CONSTANT Out_1_Den_TF_dir1_2 : REAL_VECTOR := (1.000000000000e+00, 9.618162649445e-11, 0.0);
  CONSTANT Out_1_Num_TF_dir3_1 : REAL_VECTOR := (2.536826567867e-02, -1.026280051640e-13, 0.0);
  CONSTANT Out_1_Den_TF_dir3_1 : REAL_VECTOR := (1.000000000000e+00, 4.151131867493e-14, 0.0);
  CONSTANT Out_1_Num_TF_dir3_2 : REAL_VECTOR := (2.536826567867e-02, 3.874158557240e-12, 0.0);
  CONSTANT Out_1_Den_TF_dir3_2 : REAL_VECTOR := (1.000000000000e+00, 2.365454273203e-10, 0.0);
  CONSTANT Out_1_Num_TF_inv1_1 : REAL_VECTOR := (-4.184695656605e-08, -5.120591493976e-17, -0.000000000000e+00, 0.0);
  CONSTANT Out_1_Den_TF_inv1_1 : REAL_VECTOR := (1.000000000000e+00, 8.692232169418e-14, 3.818216810059e-27, 0.0);
  CONSTANT Out_1_Num_TF_inv3_1 : REAL_VECTOR := (5.098442444271e-05, 2.001200972484e-15, 0.0);
  CONSTANT Out_1_Den_TF_inv3_1 : REAL_VECTOR := (1.000000000000e+00, 4.065153066666e-14, 0.0);
  CONSTANT Out_1_Num_TF_inv3_2 : REAL_VECTOR := (5.098442444271e-05, -3.349823577128e-11, 0.0);
  CONSTANT Out_1_Den_TF_inv3_2 : REAL_VECTOR := (1.000000000000e+00, 4.050629693095e-11, 0.0);
  CONSTANT Out_1_Num_Zin1_1 : REAL_VECTOR := (1.000000000000e+00, 8.467990793112e-28, 0.0);
  CONSTANT Out_1_Den_Zin1_1 : REAL_VECTOR := (3.525022348546e-03, 4.033545167374e-12, 0.0);
  CONSTANT Out_1_Num_Zin1_2 : REAL_VECTOR := (1.000000000000e+00, 2.893318669891e-14, 0.0);
  CONSTANT Out_1_Den_Zin1_2 : REAL_VECTOR := (3.525022348546e-03, 0.0);
  CONSTANT Out_1_Num_Zin2_1 : REAL_VECTOR := (1.000000000000e+00, 2.887872311313e-14, 0.0);
  CONSTANT Out_1_Den_Zin2_1 : REAL_VECTOR := (8.131049334413e-06, 1.429005155715e-14, 0.0);
  CONSTANT Out_1_Num_Zin_diff1_1 : REAL_VECTOR := (1.000000000000e+00, 1.289583395551e-13, 0.0);
  CONSTANT Out_1_Den_Zin_diff1_1 : REAL_VECTOR := (1.290739495991e-04, 3.048700102096e-15, 0.0);
  CONSTANT Out_1_Num_Zin_diff1_2 : REAL_VECTOR := (1.000000000000e+00, 3.669674385999e-11, 0.0);
  CONSTANT Out_1_Den_Zin_diff1_2 : REAL_VECTOR := (1.290739495991e-04, -5.127395674891e-11, 0.0);
  CONSTANT Out_1_Num_Zin_diff2_1 : REAL_VECTOR := (1.000000000000e+00, 1.289583395551e-13, 0.0);
  CONSTANT Out_1_Den_Zin_diff2_1 : REAL_VECTOR := (1.290739495991e-04, 3.048700102096e-15, 0.0);
  CONSTANT Out_1_Num_Zin_diff2_2 : REAL_VECTOR := (1.000000000000e+00, 3.669674385999e-11, 0.0);
  CONSTANT Out_1_Den_Zin_diff2_2 : REAL_VECTOR := (1.290739495991e-04, -5.127395674891e-11, 0.0);
  CONSTANT Out_1_Num_Zout1_1 : REAL_VECTOR := (1.000000000000e+00, 4.206635670752e-14, 0.0);
  CONSTANT Out_1_Den_Zout1_1 : REAL_VECTOR := (4.447033918216e-03, 3.187635554434e-16, 0.0);
  CONSTANT Out_1_Num_Zout1_2 : REAL_VECTOR := (1.000000000000e+00, 1.116624612895e-13, 0.0);
  CONSTANT Out_1_Den_Zout1_2 : REAL_VECTOR := (4.447033918216e-03, 5.375781805304e-12, 0.0);
  CONSTANT Out_1_OffIn11 : REAL := 1.000000e+00;
  CONSTANT Out_1_OffIn12 : REAL := 0.000000e+00;
  CONSTANT Out_1_OffIn21 : REAL := 1.000000e+00;
  CONSTANT Out_1_OffIn22 : REAL := 0.000000e+00;
  CONSTANT Out_1_OffOut11 : REAL := 1.455432e-06;
  CONSTANT Out_1_OffOut12 : REAL := 2.000000e+00;
  QUANTITY Vin1 ACROSS Iin1 THROUGH Vin1 TO ground; 
  QUANTITY Vin2 ACROSS Iin2 THROUGH Vin2 TO ground; 
  QUANTITY Vout1_1 ACROSS Iout1_1 THROUGH Vout TO ground; 
  QUANTITY deltaVin1: voltage;
  QUANTITY deltaVin2: voltage;
  QUANTITY deltaVout1_1: voltage;

BEGIN

  deltaVin1 == Vin1 - Out_1_OffIn11;
  deltaVin2 == Vin2 - Out_1_OffIn21;
  deltaVout1_1 == Vout1_1 - Out_1_OffOut12;
  Iout1_1 ==
 deltaVin1'LTF((Out_1_Num_TF_dir1_1(0),Out_1_Num_TF_dir1_1(1)), (Out_1_Den_TF_dir1_1(0),Out_1_Den_TF_dir1_1(1)))'LTF((Out_1_Num_TF_dir1_2(0),Out_1_Num_TF_dir1_2(1)), (Out_1_Den_TF_dir1_2(0),Out_1_Den_TF_dir1_2(1)))
 + deltaVin2'LTF((Out_1_Num_TF_dir3_1(0),Out_1_Num_TF_dir3_1(1)), (Out_1_Den_TF_dir3_1(0),Out_1_Den_TF_dir3_1(1)))'LTF((Out_1_Num_TF_dir3_2(0),Out_1_Num_TF_dir3_2(1)), (Out_1_Den_TF_dir3_2(0),Out_1_Den_TF_dir3_2(1)))
 + deltaVout1_1'LTF((Out_1_Den_Zout1_1(0),Out_1_Den_Zout1_1(1)), (Out_1_Num_Zout1_1(0),Out_1_Num_Zout1_1(1)))'LTF((Out_1_Den_Zout1_2(0),Out_1_Den_Zout1_2(1)), (Out_1_Num_Zout1_2(0),Out_1_Num_Zout1_2(1)))
 + Out_1_OffOut11;
  Iin1 == deltaVin1'LTF((Out_1_Den_Zin1_1(0),Out_1_Den_Zin1_1(1)), (Out_1_Num_Zin1_1(0),Out_1_Num_Zin1_1(1)))'LTF((Out_1_Den_Zin1_2(0),Out_1_Den_Zin1_2(1)), (Out_1_Num_Zin1_2(0),Out_1_Num_Zin1_2(1)))+ deltaVin2'LTF((Out_1_Den_Zin_diff2_1(0),Out_1_Den_Zin_diff2_1(1)), (Out_1_Num_Zin_diff2_1(0),Out_1_Num_Zin_diff2_1(1)))'LTF((Out_1_Den_Zin_diff2_2(0),Out_1_Den_Zin_diff2_2(1)), (Out_1_Num_Zin_diff2_2(0),Out_1_Num_Zin_diff2_2(1)))+ deltaVout1_1'LTF((Out_1_Num_TF_inv1_1(0),Out_1_Num_TF_inv1_1(1),Out_1_Num_TF_inv1_1(2)), (Out_1_Den_TF_inv1_1(0),Out_1_Den_TF_inv1_1(1),Out_1_Den_TF_inv1_1(2)))+ Out_1_OffIn12;
  Iin2 == deltaVin2'LTF((Out_1_Den_Zin2_1(0),Out_1_Den_Zin2_1(1)), (Out_1_Num_Zin2_1(0),Out_1_Num_Zin2_1(1)))+ deltaVin1'LTF((Out_1_Den_Zin_diff1_1(0),Out_1_Den_Zin_diff1_1(1)), (Out_1_Num_Zin_diff1_1(0),Out_1_Num_Zin_diff1_1(1)))'LTF((Out_1_Den_Zin_diff1_2(0),Out_1_Den_Zin_diff1_2(1)), (Out_1_Num_Zin_diff1_2(0),Out_1_Num_Zin_diff1_2(1)))+ deltaVout1_1'LTF((Out_1_Num_TF_inv3_1(0),Out_1_Num_TF_inv3_1(1)), (Out_1_Den_TF_inv3_1(0),Out_1_Den_TF_inv3_1(1)))'LTF((Out_1_Num_TF_inv3_2(0),Out_1_Num_TF_inv3_2(1)), (Out_1_Den_TF_inv3_2(0),Out_1_Den_TF_inv3_2(1)))+ Out_1_OffIn22;

END ARCHITECTURE behavioral;

