{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_NATIVELINK_SIMULATION_TEST_BENCH Wrap_tb wrap_tb_full " "Assignment EDA_NATIVELINK_SIMULATION_TEST_BENCH changed value from Wrap_tb to wrap_tb_full." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1704954165019 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1704954165019 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_NATIVELINK_SIMULATION_TEST_BENCH Wrap_tb wrap_tb_full " "Assignment EDA_NATIVELINK_SIMULATION_TEST_BENCH changed value from Wrap_tb to wrap_tb_full." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1704954165031 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1704954165031 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "EDA_NATIVELINK_SIMULATION_TEST_BENCH Wrap_tb wrap_tb_full " "Assignment EDA_NATIVELINK_SIMULATION_TEST_BENCH changed value from Wrap_tb to wrap_tb_full." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1704954165044 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1704954165044 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1704954165063 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1704954165072 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1704954165081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Design Software" 0 -1 1704954165086 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Timing Analyzer " "Smart recompilation skipped module Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Design Software" 0 -1 1704954165091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704954166382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704954166382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 13:22:45 2024 " "Processing started: Thu Jan 11 13:22:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704954166382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704954166382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_eda --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704954166383 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MULT3.qip " "Tcl Script File MULT3.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MULT3.qip " "set_global_assignment -name QIP_FILE MULT3.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704954166459 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1704954166459 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MULT6.qip " "Tcl Script File MULT6.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MULT6.qip " "set_global_assignment -name QIP_FILE MULT6.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704954166459 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1704954166459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wrap.vo /home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/ simulation " "Generated file wrap.vo in folder \"/home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704954167506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704954167567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 13:22:47 2024 " "Processing ended: Thu Jan 11 13:22:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704954167567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704954167567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704954167567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704954167567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1704954168987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704954168988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 13:22:48 2024 " "Processing started: Thu Jan 11 13:22:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704954168988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1704954168988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap " "Command: quartus_sh -t /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1704954168988 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui wrap wrap " "Quartus(args): --block_on_gui wrap wrap" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1704954168988 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1704954169041 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MULT3.qip " "Tcl Script File MULT3.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MULT3.qip " "set_global_assignment -name QIP_FILE MULT3.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704954169100 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1704954169100 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MULT6.qip " "Tcl Script File MULT6.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MULT6.qip " "set_global_assignment -name QIP_FILE MULT6.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1704954169100 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1704954169100 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1704954169143 ""}
{ "Warning" "0" "" "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1704954169232 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" {  } { { "/home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" "0" { Text "/home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/haka/Desktop/KyberV12/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1704954169237 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  All Rights Reserved." {  } {  } 0 0 "Questa Intel FPGA Info: # //  All Rights Reserved." 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" {  } {  } 0 0 "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" {  } {  } 0 0 "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," {  } {  } 0 0 "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," 0 0 "Shell" 0 0 1704954218831 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" {  } {  } 0 0 "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." {  } {  } 0 0 "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is haka@vmd20." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is haka@vmd20." 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1704954218832 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 13:22:53 on Jan 11,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 13:22:53 on Jan 11,2024" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module wrap" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module wrap" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     wrap" {  } {  } 0 0 "Questa Intel FPGA Info: #     wrap" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 13:22:54 on Jan 11,2024, Elapsed time: 0:00:01" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 13:22:54 on Jan 11,2024, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV12/dut_quartus \{/home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV12/dut_quartus \{/home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v\}" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 13:22:54 on Jan 11,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 13:22:54 on Jan 11,2024" 0 0 "Shell" 0 0 1704954218833 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/haka/Desktop/KyberV12/dut_quartus\" /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/haka/Desktop/KyberV12/dut_quartus\" /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v " 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module wrap_tb_full" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module wrap_tb_full" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: (vlog-13069) /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v(159): near \"rst\": syntax error, unexpected IDENTIFIER, expecting ';'." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: (vlog-13069) /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v(159): near \"rst\": syntax error, unexpected IDENTIFIER, expecting ';'." 0 0 "Shell" 0 0 1704954218834 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: (vlog-13069) /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v(69426): near \"\$finish\": syntax error, unexpected SYSTEM_IDENTIFIER, expecting ';'." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: (vlog-13069) /home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v(69426): near \"\$finish\": syntax error, unexpected SYSTEM_IDENTIFIER, expecting ';'." 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 13:22:54 on Jan 11,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 13:22:54 on Jan 11,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 2, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 2, Warnings: 0" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Error" "0" "" "Questa Intel FPGA Error: # ** Error: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed." {  } {  } 0 0 "Questa Intel FPGA Error: # ** Error: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed." 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Error in macro ./wrap_run_msim_gate_verilog.do line 10" {  } {  } 0 0 "Questa Intel FPGA Info: # Error in macro ./wrap_run_msim_gate_verilog.do line 10" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed." {  } {  } 0 0 "Questa Intel FPGA Info: # /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/vlog failed." 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     while executing" {  } {  } 0 0 "Questa Intel FPGA Info: #     while executing" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \"vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV12/dut_quartus \{/home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v\}\"" {  } {  } 0 0 "Questa Intel FPGA Info: # \"vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV12/dut_quartus \{/home/haka/Desktop/KyberV12/dut_quartus/wrap_tb_full.v\}\"" 0 0 "Shell" 0 0 1704954218834 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1704954218935 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1704954218935 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/haka/Desktop/KyberV12/dut_quartus/wrap_nativelink_simulation.rpt" {  } { { "/home/haka/Desktop/KyberV12/dut_quartus/wrap_nativelink_simulation.rpt" "0" { Text "/home/haka/Desktop/KyberV12/dut_quartus/wrap_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/haka/Desktop/KyberV12/dut_quartus/wrap_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1704954218935 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1704954218936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 5 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704954218936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 11 13:23:38 2024 " "Processing ended: Thu Jan 11 13:23:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704954218936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704954218936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704954218936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1704954218936 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Shell" 0 -1 1704954219564 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1704954219564 ""}
