aig 160 42 21 0 97 0 0 1
158 86
166 88
173 90
93 92
179 94
187 96
195 98
203 100
211 102
219 104
227 106
235 108
243 110
251 112
76
78
80
82
84
306
1
3
312
318
320
AC`"Ch%*C+5333&::PQVUST[YZa_`gefmklsqrywx}~ÖÉ´Q™∞´Éå%î(ï(ú%ù'i\ƒ††
††Æ$∞±,Ÿ√ª√√¡ƒi0 convert.input30
i1 convert.input29
i2 convert.input28
i3 convert.input27
i4 convert.input26
i5 convert.input25
i6 convert.input24
i7 convert.input23
i8 convert.input22
i9 convert.input21
i10 convert.input20
i11 convert.input19
i12 convert.input18
i13 convert.input1
i14 convert.input31
i15 Verilog.PWM_TOP.clk
i16 convert.input0
i17 Verilog.PWM_TOP.sw[0]
i18 Verilog.PWM_TOP.sw[1]
i19 Verilog.PWM_TOP.sw[2]
i20 Verilog.PWM_TOP.sw[3]
i21 convert.input3
i22 convert.input16
i23 convert.input6
i24 convert.input8
i25 convert.input10
i26 convert.input12
i27 convert.input2
i28 convert.input4
i29 convert.input5
i30 convert.input7
i31 convert.input9
i32 convert.input11
i33 convert.input13
i34 convert.input14
i35 convert.input15
i36 convert.input17
i37 AIGER_NEXT_LTL_1_SPECF_6
i38 AIGER_NEXT_LTL_1_SPECF_4
i39 AIGER_NEXT_LTL_1_SPECF_3
i40 AIGER_NEXT_LTL_1_SPECF_1
i41 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.PWM_TOP.pulse_red
l1 Verilog.PWM_TOP.lb_pulse
l2 Verilog.PWM_TOP.ub_pulse
l3 Verilog.PWM_TOP.cnt_R[0]
l4 Verilog.PWM_TOP.cnt_R[1]
l5 Verilog.PWM_TOP.cnt_R[2]
l6 Verilog.PWM_TOP.cnt_R[3]
l7 Verilog.PWM_TOP.cnt_R[4]
l8 Verilog.PWM_TOP.cnt_R[5]
l9 Verilog.PWM_TOP.cnt_R[6]
l10 Verilog.PWM_TOP.cnt_R[7]
l11 Verilog.PWM_TOP.cnt_R[8]
l12 Verilog.PWM_TOP.cnt_R[9]
l13 Verilog.PWM_TOP.cnt_R[10]
l14 LTL_1_SPECF_6
l15 LTL_1_SPECF_4
l16 LTL_1_SPECF_3
l17 LTL_1_SPECF_1
l18 IGNORE_LTL_1
l19 AIGER_VALID
l20 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/PWM_2.smv
