Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 10:32:33 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/cfg/post_route_timing.rpt
| Design       : cfg
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
FSM_sequential_State_reg[1]/C  PRDATA_reg[15]/D               5.741         
FSM_sequential_State_reg[1]/C  PRDATA_reg[0]/D                5.812         
FSM_sequential_State_reg[1]/C  PRDATA_reg[11]/D               5.840         
FSM_sequential_State_reg[1]/C  PRDATA_reg[9]/D                5.882         
FSM_sequential_State_reg[1]/C  PRDATA_reg[13]/D               5.919         
FSM_sequential_State_reg[1]/C  PRDATA_reg[5]/D                5.955         
FSM_sequential_State_reg[1]/C  PRDATA_reg[8]/D                5.963         
FSM_sequential_State_reg[1]/C  PRDATA_reg[14]/D               5.975         
FSM_sequential_State_reg[1]/C  PRDATA_reg[12]/D               5.980         
FSM_sequential_State_reg[0]/C  activation_type_reg/D          5.993         
FSM_sequential_State_reg[0]/C  PRDATA_reg[7]/D                6.016         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[11]/CE      6.019         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[15]/CE      6.019         
FSM_sequential_State_reg[0]/C  inp_img_width_reg[10]/CE       6.019         
FSM_sequential_State_reg[0]/C  inp_img_width_reg[11]/CE       6.019         
FSM_sequential_State_reg[0]/C  inp_img_width_reg[12]/CE       6.019         
FSM_sequential_State_reg[0]/C  inp_img_width_reg[13]/CE       6.019         
FSM_sequential_State_reg[0]/C  inp_img_width_reg[15]/CE       6.019         
FSM_sequential_State_reg[0]/C  conv_filter_height_reg[2]/CE   6.077         
FSM_sequential_State_reg[0]/C  conv_stride_horiz_reg[0]/CE    6.077         
FSM_sequential_State_reg[0]/C  conv_stride_verti_reg[0]/CE    6.077         
FSM_sequential_State_reg[1]/C  PRDATA_reg[1]/D                6.086         
FSM_sequential_State_reg[0]/C  PRDATA_reg[31]/D               6.089         
FSM_sequential_State_reg[0]/C  PRDATA_reg[29]/D               6.092         
FSM_sequential_State_reg[0]/C  batch_size_reg[14]/CE          6.104         
FSM_sequential_State_reg[0]/C  batch_size_reg[4]/CE           6.104         
FSM_sequential_State_reg[0]/C  batch_size_reg[8]/CE           6.104         
FSM_sequential_State_reg[0]/C  batch_size_reg[9]/CE           6.104         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[3]/CE       6.125         
FSM_sequential_State_reg[1]/C  PRDATA_reg[3]/D                6.158         
FSM_sequential_State_reg[0]/C  PRDATA_reg[10]/D               6.166         
FSM_sequential_State_reg[0]/C  conv_stride_verti_reg[3]/CE    6.186         
FSM_sequential_State_reg[1]/C  PRDATA_reg[6]/D                6.189         
FSM_sequential_State_reg[1]/C  PRDATA_reg[4]/D                6.204         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[3]/CE     6.215         
FSM_sequential_State_reg[0]/C  PRDATA_reg[28]/D               6.217         
FSM_sequential_State_reg[0]/C  PRDATA_reg[18]/D               6.225         
FSM_sequential_State_reg[1]/C  PRDATA_reg[2]/D                6.228         
FSM_sequential_State_reg[0]/C  PRDATA_reg[16]/D               6.229         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[0]/CE       6.232         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[14]/CE      6.232         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[4]/CE       6.232         
FSM_sequential_State_reg[0]/C  PRDATA_reg[24]/D               6.233         
FSM_sequential_State_reg[0]/C  batch_size_reg[10]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[11]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[12]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[13]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[15]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[27]/CE          6.244         
FSM_sequential_State_reg[0]/C  batch_size_reg[31]/CE          6.244         
FSM_sequential_State_reg[0]/C  PRDATA_reg[27]/D               6.262         
FSM_sequential_State_reg[0]/C  PRDATA_reg[30]/D               6.287         
FSM_sequential_State_reg[0]/C  PRDATA_reg[23]/D               6.306         
FSM_sequential_State_reg[0]/C  PRDATA_reg[26]/D               6.309         
FSM_sequential_State_reg[1]/C  PRDATA_reg[5]/CE               6.311         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[15]/CE    6.314         
FSM_sequential_State_reg[0]/C  conv_filter_height_reg[0]/CE   6.317         
FSM_sequential_State_reg[0]/C  conv_stride_horiz_reg[3]/CE    6.317         
FSM_sequential_State_reg[0]/C  out_img_height_reg[11]/CE      6.321         
FSM_sequential_State_reg[0]/C  out_img_width_reg[10]/CE       6.321         
FSM_sequential_State_reg[0]/C  out_img_width_reg[12]/CE       6.321         
FSM_sequential_State_reg[0]/C  out_img_width_reg[15]/CE       6.321         
FSM_sequential_State_reg[0]/C  PRDATA_reg[20]/D               6.336         
FSM_sequential_State_reg[0]/C  PRDATA_reg[21]/D               6.336         
FSM_sequential_State_reg[0]/C  PRDATA_reg[19]/D               6.337         
FSM_sequential_State_reg[0]/C  conv_filter_height_reg[3]/CE   6.340         
FSM_sequential_State_reg[0]/C  conv_filter_width_reg[3]/CE    6.340         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[10]/CE    6.349         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[11]/CE    6.349         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[15]/CE    6.349         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[8]/CE     6.349         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[9]/CE     6.349         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[12]/CE      6.358         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[1]/CE       6.358         
FSM_sequential_State_reg[0]/C  inp_img_height_reg[7]/CE       6.358         
FSM_sequential_State_reg[0]/C  conv_stride_verti_reg[1]/CE    6.392         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[11]/CE    6.421         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[0]/CE     6.432         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[12]/CE    6.432         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[13]/CE    6.432         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[1]/CE     6.432         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[3]/CE     6.432         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[14]/CE    6.445         
FSM_sequential_State_reg[0]/C  out_img_height_reg[15]/CE      6.452         
FSM_sequential_State_reg[0]/C  out_img_width_reg[11]/CE       6.452         
FSM_sequential_State_reg[0]/C  out_img_width_reg[13]/CE       6.452         
FSM_sequential_State_reg[0]/C  out_img_width_reg[14]/CE       6.452         
FSM_sequential_State_reg[0]/C  PRDATA_reg[25]/D               6.454         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[0]/CE     6.458         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[14]/CE    6.458         
FSM_sequential_State_reg[0]/C  num_channels_inp_reg[4]/CE     6.458         
FSM_sequential_State_reg[0]/C  batch_size_reg[16]/CE          6.502         
FSM_sequential_State_reg[0]/C  batch_size_reg[19]/CE          6.502         
FSM_sequential_State_reg[0]/C  batch_size_reg[20]/CE          6.502         
FSM_sequential_State_reg[0]/C  batch_size_reg[22]/CE          6.502         
FSM_sequential_State_reg[0]/C  batch_size_reg[25]/CE          6.502         
FSM_sequential_State_reg[0]/C  batch_size_reg[30]/CE          6.502         
FSM_sequential_State_reg[0]/C  PRDATA_reg[17]/D               6.509         
FSM_sequential_State_reg[1]/C  PRDATA_reg[8]/CE               6.532         
FSM_sequential_State_reg[0]/C  address_stride_c_reg[4]/CE     6.540         



