{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509443243987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509443243988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:47:23 2017 " "Processing started: Tue Oct 31 17:47:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509443243988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509443243988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDCard_VGA -c SDCard_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDCard_VGA -c SDCard_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509443243988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_7_1200mv_85c_slow.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_7_1200mv_85c_slow.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443245833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_7_1200mv_0c_slow.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_7_1200mv_0c_slow.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443246374 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_min_1200mv_0c_fast.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_min_1200mv_0c_fast.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443246913 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA.vo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA.vo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443247475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_7_1200mv_85c_v_slow.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443248261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_7_1200mv_0c_v_slow.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443249054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_min_1200mv_0c_v_fast.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443249852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDCard_VGA_v.sdo C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/ simulation " "Generated file SDCard_VGA_v.sdo in folder \"C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_VGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509443250640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509443251059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:47:31 2017 " "Processing ended: Tue Oct 31 17:47:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509443251059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509443251059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509443251059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509443251059 ""}
