

================================================================
== Vivado HLS Report for 'MUL_DP'
================================================================
* Date:           Fri Dec 21 00:11:44 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub_1x1+3x3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     136|     52|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     143|     91|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      67|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     346|    143|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mul_dEe_U7  |ShuffleNetV2_mul_dEe  |        0|      3|  143|  91|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      3|  143|  91|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |loc_V_fu_111_p2  |     +    |      0|  53|  21|          16|          16|
    |r_V_fu_68_p2     |     +    |      0|  83|  31|          26|          26|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0| 136|  52|          42|          42|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |loc_V_1_reg_157     |  16|   0|   16|          0|
    |p_Result_s_reg_152  |  16|   0|   16|          0|
    |r_V_reg_132         |  26|   0|   26|          0|
    |tmp_1405_reg_147    |   1|   0|    1|          0|
    |w_V_read_reg_127    |   8|   0|    8|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  67|   0|   67|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|ap_return_0  | out |   16| ap_ctrl_hs |    MUL_DP    | return value |
|ap_return_1  | out |   16| ap_ctrl_hs |    MUL_DP    | return value |
|ap_ce        |  in |    1| ap_ctrl_hs |    MUL_DP    | return value |
|a_V          |  in |    8|   ap_none  |      a_V     |    scalar    |
|b_V          |  in |    8|   ap_none  |      b_V     |    scalar    |
|w_V          |  in |    8|   ap_none  |      w_V     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

