# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VHDL_FSM_Example.srcs/sources_1/new/VHDL_FSM_Example.vhd" \

# Do not sort compile order
nosort
