// Seed: 764408875
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output tri1  id_4
);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    output wor id_3,
    input supply0 id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    output uwire id_17,
    output tri0 id_18
);
  wire id_20;
  module_0(
      id_15, id_1, id_15, id_4, id_6
  );
  assign id_2 = 1;
  nand (id_6, id_4, id_1, id_0, id_8, id_13, id_14, id_15, id_9, id_12, id_7, id_20);
endmodule
