
btl_vxl.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025dc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080026e8  080026e8  000126e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002708  08002708  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08002708  08002708  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002708  08002708  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002708  08002708  00012708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800270c  0800270c  0001270c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08002710  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  20000028  08002738  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08002738  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b05  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ad2  00000000  00000000  00028b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0002a628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000970  00000000  00000000  0002b0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001738f  00000000  00000000  0002ba38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c5a0  00000000  00000000  00042dc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000843eb  00000000  00000000  0004f367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d3752  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028e0  00000000  00000000  000d37a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	080026d0 	.word	0x080026d0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	080026d0 	.word	0x080026d0

0800014c <isButtonPress>:
int keybuffer[NUM_OF_BUTTONS];
int counter_Button[NUM_OF_BUTTONS];
int flagforLongPress[NUM_OF_BUTTONS];
int flagforPress[NUM_OF_BUTTONS];

int isButtonPress(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (flagforPress[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPress+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPress+0x22>
		flagforPress[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPress+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPress+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000094 	.word	0x20000094

08000180 <isButtonLongPress>:

int isButtonLongPress(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	return (flagforLongPress[index] == 1);
 8000188:	4a06      	ldr	r2, [pc, #24]	; (80001a4 <isButtonLongPress+0x24>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000190:	2b01      	cmp	r3, #1
 8000192:	bf0c      	ite	eq
 8000194:	2301      	moveq	r3, #1
 8000196:	2300      	movne	r3, #0
 8000198:	b2db      	uxtb	r3, r3
}
 800019a:	4618      	mov	r0, r3
 800019c:	370c      	adds	r7, #12
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	20000084 	.word	0x20000084

080001a8 <button_read>:

void button_read(){
 80001a8:	b580      	push	{r7, lr}
 80001aa:	b082      	sub	sp, #8
 80001ac:	af00      	add	r7, sp, #0
	for (int i = 0 ; i < NUM_OF_BUTTONS; i++){
 80001ae:	2300      	movs	r3, #0
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	e08c      	b.n	80002ce <button_read+0x126>
		key1[i] = key2[i];
 80001b4:	4a4a      	ldr	r2, [pc, #296]	; (80002e0 <button_read+0x138>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001bc:	4949      	ldr	r1, [pc, #292]	; (80002e4 <button_read+0x13c>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (i == 0){
 80001c4:	687b      	ldr	r3, [r7, #4]
 80001c6:	2b00      	cmp	r3, #0
 80001c8:	d109      	bne.n	80001de <button_read+0x36>
			key2[i] = HAL_GPIO_ReadPin(A0_GPIO_Port, A0_Pin);
 80001ca:	2101      	movs	r1, #1
 80001cc:	4846      	ldr	r0, [pc, #280]	; (80002e8 <button_read+0x140>)
 80001ce:	f001 fa41 	bl	8001654 <HAL_GPIO_ReadPin>
 80001d2:	4603      	mov	r3, r0
 80001d4:	4619      	mov	r1, r3
 80001d6:	4a42      	ldr	r2, [pc, #264]	; (80002e0 <button_read+0x138>)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 1){
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	2b01      	cmp	r3, #1
 80001e2:	d109      	bne.n	80001f8 <button_read+0x50>
			key2[i] = HAL_GPIO_ReadPin(A1_GPIO_Port, A1_Pin);
 80001e4:	2102      	movs	r1, #2
 80001e6:	4840      	ldr	r0, [pc, #256]	; (80002e8 <button_read+0x140>)
 80001e8:	f001 fa34 	bl	8001654 <HAL_GPIO_ReadPin>
 80001ec:	4603      	mov	r3, r0
 80001ee:	4619      	mov	r1, r3
 80001f0:	4a3b      	ldr	r2, [pc, #236]	; (80002e0 <button_read+0x138>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
		if (i == 2){
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d109      	bne.n	8000212 <button_read+0x6a>
			key2[i] = HAL_GPIO_ReadPin(A2_GPIO_Port, A2_Pin);
 80001fe:	2110      	movs	r1, #16
 8000200:	4839      	ldr	r0, [pc, #228]	; (80002e8 <button_read+0x140>)
 8000202:	f001 fa27 	bl	8001654 <HAL_GPIO_ReadPin>
 8000206:	4603      	mov	r3, r0
 8000208:	4619      	mov	r1, r3
 800020a:	4a35      	ldr	r2, [pc, #212]	; (80002e0 <button_read+0x138>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		if (i == 3){
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	2b03      	cmp	r3, #3
 8000216:	d109      	bne.n	800022c <button_read+0x84>
			key2[i] = HAL_GPIO_ReadPin(A3_GPIO_Port, A3_Pin);
 8000218:	2101      	movs	r1, #1
 800021a:	4834      	ldr	r0, [pc, #208]	; (80002ec <button_read+0x144>)
 800021c:	f001 fa1a 	bl	8001654 <HAL_GPIO_ReadPin>
 8000220:	4603      	mov	r3, r0
 8000222:	4619      	mov	r1, r3
 8000224:	4a2e      	ldr	r2, [pc, #184]	; (80002e0 <button_read+0x138>)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}

		if (key2[i] == key1[i]){
 800022c:	4a2c      	ldr	r2, [pc, #176]	; (80002e0 <button_read+0x138>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	492b      	ldr	r1, [pc, #172]	; (80002e4 <button_read+0x13c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023c:	429a      	cmp	r2, r3
 800023e:	d143      	bne.n	80002c8 <button_read+0x120>
				if (keybuffer[i] != key2[i]){
 8000240:	4a2b      	ldr	r2, [pc, #172]	; (80002f0 <button_read+0x148>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000248:	4925      	ldr	r1, [pc, #148]	; (80002e0 <button_read+0x138>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000250:	429a      	cmp	r2, r3
 8000252:	d01e      	beq.n	8000292 <button_read+0xea>
					keybuffer[i] = key2[i];
 8000254:	4a22      	ldr	r2, [pc, #136]	; (80002e0 <button_read+0x138>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025c:	4924      	ldr	r1, [pc, #144]	; (80002f0 <button_read+0x148>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					if (keybuffer[i] == BUTTON_PRESSED){
 8000264:	4a22      	ldr	r2, [pc, #136]	; (80002f0 <button_read+0x148>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b00      	cmp	r3, #0
 800026e:	d105      	bne.n	800027c <button_read+0xd4>
						flagforPress[i] = 1;
 8000270:	4a20      	ldr	r2, [pc, #128]	; (80002f4 <button_read+0x14c>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	2101      	movs	r1, #1
 8000276:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800027a:	e025      	b.n	80002c8 <button_read+0x120>
					} else {
						flagforLongPress[i] = 0;
 800027c:	4a1e      	ldr	r2, [pc, #120]	; (80002f8 <button_read+0x150>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	2100      	movs	r1, #0
 8000282:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
						counter_Button[i] = 0;
 8000286:	4a1d      	ldr	r2, [pc, #116]	; (80002fc <button_read+0x154>)
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	2100      	movs	r1, #0
 800028c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000290:	e01a      	b.n	80002c8 <button_read+0x120>
					}
				} else {
					if (keybuffer[i] == BUTTON_PRESSED){
 8000292:	4a17      	ldr	r2, [pc, #92]	; (80002f0 <button_read+0x148>)
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d114      	bne.n	80002c8 <button_read+0x120>
						if (counter_Button[i] < TIME_FOR_LONGPRESS ){
 800029e:	4a17      	ldr	r2, [pc, #92]	; (80002fc <button_read+0x154>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a6:	2b95      	cmp	r3, #149	; 0x95
 80002a8:	dc09      	bgt.n	80002be <button_read+0x116>
							counter_Button[i]++;
 80002aa:	4a14      	ldr	r2, [pc, #80]	; (80002fc <button_read+0x154>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b2:	1c5a      	adds	r2, r3, #1
 80002b4:	4911      	ldr	r1, [pc, #68]	; (80002fc <button_read+0x154>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80002bc:	e004      	b.n	80002c8 <button_read+0x120>
						} else {
							flagforLongPress[i] = 1;
 80002be:	4a0e      	ldr	r2, [pc, #56]	; (80002f8 <button_read+0x150>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	2101      	movs	r1, #1
 80002c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0 ; i < NUM_OF_BUTTONS; i++){
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	3301      	adds	r3, #1
 80002cc:	607b      	str	r3, [r7, #4]
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	2b03      	cmp	r3, #3
 80002d2:	f77f af6f 	ble.w	80001b4 <button_read+0xc>
						}
					}
				}
		}
	}
}
 80002d6:	bf00      	nop
 80002d8:	bf00      	nop
 80002da:	3708      	adds	r7, #8
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	20000054 	.word	0x20000054
 80002e4:	20000044 	.word	0x20000044
 80002e8:	40010800 	.word	0x40010800
 80002ec:	40010c00 	.word	0x40010c00
 80002f0:	20000064 	.word	0x20000064
 80002f4:	20000094 	.word	0x20000094
 80002f8:	20000084 	.word	0x20000084
 80002fc:	20000074 	.word	0x20000074

08000300 <fsm_auto_run>:


#include "fsm_auto.h"


void fsm_auto_run(){
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	switch (status){
 8000304:	4b8c      	ldr	r3, [pc, #560]	; (8000538 <fsm_auto_run+0x238>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	2b04      	cmp	r3, #4
 800030a:	f200 8112 	bhi.w	8000532 <fsm_auto_run+0x232>
 800030e:	a201      	add	r2, pc, #4	; (adr r2, 8000314 <fsm_auto_run+0x14>)
 8000310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000314:	08000329 	.word	0x08000329
 8000318:	08000351 	.word	0x08000351
 800031c:	080003c1 	.word	0x080003c1
 8000320:	08000439 	.word	0x08000439
 8000324:	080004af 	.word	0x080004af
		case INIT:
			setTimer1(green_time_2 * 1000);
 8000328:	4b84      	ldr	r3, [pc, #528]	; (800053c <fsm_auto_run+0x23c>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000330:	fb02 f303 	mul.w	r3, r2, r3
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fd8f 	bl	8000e58 <setTimer1>
			setTimer2(10);
 800033a:	200a      	movs	r0, #10
 800033c:	f000 fda8 	bl	8000e90 <setTimer2>
			status = RED1_GREEN2;
 8000340:	4b7d      	ldr	r3, [pc, #500]	; (8000538 <fsm_auto_run+0x238>)
 8000342:	2201      	movs	r2, #1
 8000344:	601a      	str	r2, [r3, #0]
			time_of_light = red_time_1;
 8000346:	4b7e      	ldr	r3, [pc, #504]	; (8000540 <fsm_auto_run+0x240>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	4a7e      	ldr	r2, [pc, #504]	; (8000544 <fsm_auto_run+0x244>)
 800034c:	6013      	str	r3, [r2, #0]
			break;
 800034e:	e0f0      	b.n	8000532 <fsm_auto_run+0x232>

		case RED1_GREEN2:
			setLEDRED1();
 8000350:	f000 fb6c 	bl	8000a2c <setLEDRED1>
			setLEDGREEN2();
 8000354:	f000 fbc6 	bl	8000ae4 <setLEDGREEN2>
			if (timer1_flag == 1){
 8000358:	4b7b      	ldr	r3, [pc, #492]	; (8000548 <fsm_auto_run+0x248>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	2b01      	cmp	r3, #1
 800035e:	d10e      	bne.n	800037e <fsm_auto_run+0x7e>
				setTimer1(yellow_time_2 * 1000);
 8000360:	4b7a      	ldr	r3, [pc, #488]	; (800054c <fsm_auto_run+0x24c>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000368:	fb02 f303 	mul.w	r3, r2, r3
 800036c:	4618      	mov	r0, r3
 800036e:	f000 fd73 	bl	8000e58 <setTimer1>
				setTimer2(10);
 8000372:	200a      	movs	r0, #10
 8000374:	f000 fd8c 	bl	8000e90 <setTimer2>
				status = RED1_YELLOW2;
 8000378:	4b6f      	ldr	r3, [pc, #444]	; (8000538 <fsm_auto_run+0x238>)
 800037a:	2202      	movs	r2, #2
 800037c:	601a      	str	r2, [r3, #0]
			}

			if (timer2_flag == 1){
 800037e:	4b74      	ldr	r3, [pc, #464]	; (8000550 <fsm_auto_run+0x250>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2b01      	cmp	r3, #1
 8000384:	d108      	bne.n	8000398 <fsm_auto_run+0x98>
				setTimer2(1000);
 8000386:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800038a:	f000 fd81 	bl	8000e90 <setTimer2>
				time_of_light--;
 800038e:	4b6d      	ldr	r3, [pc, #436]	; (8000544 <fsm_auto_run+0x244>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	3b01      	subs	r3, #1
 8000394:	4a6b      	ldr	r2, [pc, #428]	; (8000544 <fsm_auto_run+0x244>)
 8000396:	6013      	str	r3, [r2, #0]
			}

			if (isButtonPress(1)){
 8000398:	2001      	movs	r0, #1
 800039a:	f7ff fed7 	bl	800014c <isButtonPress>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	f000 80bf 	beq.w	8000524 <fsm_auto_run+0x224>
				setTimer1(time_man_mode * 1000);
 80003a6:	4b6b      	ldr	r3, [pc, #428]	; (8000554 <fsm_auto_run+0x254>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003ae:	fb02 f303 	mul.w	r3, r2, r3
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 fd50 	bl	8000e58 <setTimer1>
				status = MAN_RED1_GREEN2;
 80003b8:	4b5f      	ldr	r3, [pc, #380]	; (8000538 <fsm_auto_run+0x238>)
 80003ba:	2214      	movs	r2, #20
 80003bc:	601a      	str	r2, [r3, #0]
			}
			break;
 80003be:	e0b1      	b.n	8000524 <fsm_auto_run+0x224>

		case RED1_YELLOW2:
			setLEDRED1();
 80003c0:	f000 fb34 	bl	8000a2c <setLEDRED1>
			setLEDYELLOW2();
 80003c4:	f000 fb7e 	bl	8000ac4 <setLEDYELLOW2>

			if (timer1_flag == 1){
 80003c8:	4b5f      	ldr	r3, [pc, #380]	; (8000548 <fsm_auto_run+0x248>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d112      	bne.n	80003f6 <fsm_auto_run+0xf6>
				setTimer1(green_time_1 * 1000);
 80003d0:	4b61      	ldr	r3, [pc, #388]	; (8000558 <fsm_auto_run+0x258>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003d8:	fb02 f303 	mul.w	r3, r2, r3
 80003dc:	4618      	mov	r0, r3
 80003de:	f000 fd3b 	bl	8000e58 <setTimer1>
				setTimer2(10);
 80003e2:	200a      	movs	r0, #10
 80003e4:	f000 fd54 	bl	8000e90 <setTimer2>
				time_of_light = green_time_1;
 80003e8:	4b5b      	ldr	r3, [pc, #364]	; (8000558 <fsm_auto_run+0x258>)
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	4a55      	ldr	r2, [pc, #340]	; (8000544 <fsm_auto_run+0x244>)
 80003ee:	6013      	str	r3, [r2, #0]
				status = GREEN1_RED2;
 80003f0:	4b51      	ldr	r3, [pc, #324]	; (8000538 <fsm_auto_run+0x238>)
 80003f2:	2203      	movs	r2, #3
 80003f4:	601a      	str	r2, [r3, #0]
			}

			if (timer2_flag == 1){
 80003f6:	4b56      	ldr	r3, [pc, #344]	; (8000550 <fsm_auto_run+0x250>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	2b01      	cmp	r3, #1
 80003fc:	d108      	bne.n	8000410 <fsm_auto_run+0x110>
				setTimer2(1000);
 80003fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000402:	f000 fd45 	bl	8000e90 <setTimer2>
				time_of_light--;
 8000406:	4b4f      	ldr	r3, [pc, #316]	; (8000544 <fsm_auto_run+0x244>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	3b01      	subs	r3, #1
 800040c:	4a4d      	ldr	r2, [pc, #308]	; (8000544 <fsm_auto_run+0x244>)
 800040e:	6013      	str	r3, [r2, #0]
			}

			if (isButtonPress(1)){
 8000410:	2001      	movs	r0, #1
 8000412:	f7ff fe9b 	bl	800014c <isButtonPress>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	f000 8085 	beq.w	8000528 <fsm_auto_run+0x228>
				setTimer1(time_man_mode * 1000);
 800041e:	4b4d      	ldr	r3, [pc, #308]	; (8000554 <fsm_auto_run+0x254>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000426:	fb02 f303 	mul.w	r3, r2, r3
 800042a:	4618      	mov	r0, r3
 800042c:	f000 fd14 	bl	8000e58 <setTimer1>
				status = MAN_RED1_YELLOW2;
 8000430:	4b41      	ldr	r3, [pc, #260]	; (8000538 <fsm_auto_run+0x238>)
 8000432:	2215      	movs	r2, #21
 8000434:	601a      	str	r2, [r3, #0]
			}
			break;
 8000436:	e077      	b.n	8000528 <fsm_auto_run+0x228>

		case GREEN1_RED2:
			setLEDRED2();
 8000438:	f000 fb34 	bl	8000aa4 <setLEDRED2>
			setLEDGREEN1();
 800043c:	f000 fb1e 	bl	8000a7c <setLEDGREEN1>

			if (timer1_flag == 1){
 8000440:	4b41      	ldr	r3, [pc, #260]	; (8000548 <fsm_auto_run+0x248>)
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	2b01      	cmp	r3, #1
 8000446:	d112      	bne.n	800046e <fsm_auto_run+0x16e>
				setTimer1(yellow_time_1 * 1000);
 8000448:	4b44      	ldr	r3, [pc, #272]	; (800055c <fsm_auto_run+0x25c>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000450:	fb02 f303 	mul.w	r3, r2, r3
 8000454:	4618      	mov	r0, r3
 8000456:	f000 fcff 	bl	8000e58 <setTimer1>
				setTimer2(10);
 800045a:	200a      	movs	r0, #10
 800045c:	f000 fd18 	bl	8000e90 <setTimer2>
				time_of_light = yellow_time_1;
 8000460:	4b3e      	ldr	r3, [pc, #248]	; (800055c <fsm_auto_run+0x25c>)
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	4a37      	ldr	r2, [pc, #220]	; (8000544 <fsm_auto_run+0x244>)
 8000466:	6013      	str	r3, [r2, #0]
				status = YELLOW1_RED2;
 8000468:	4b33      	ldr	r3, [pc, #204]	; (8000538 <fsm_auto_run+0x238>)
 800046a:	2204      	movs	r2, #4
 800046c:	601a      	str	r2, [r3, #0]
			}

			if (timer2_flag == 1){
 800046e:	4b38      	ldr	r3, [pc, #224]	; (8000550 <fsm_auto_run+0x250>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	2b01      	cmp	r3, #1
 8000474:	d108      	bne.n	8000488 <fsm_auto_run+0x188>
				setTimer2(1000);
 8000476:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800047a:	f000 fd09 	bl	8000e90 <setTimer2>
				time_of_light--;
 800047e:	4b31      	ldr	r3, [pc, #196]	; (8000544 <fsm_auto_run+0x244>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	3b01      	subs	r3, #1
 8000484:	4a2f      	ldr	r2, [pc, #188]	; (8000544 <fsm_auto_run+0x244>)
 8000486:	6013      	str	r3, [r2, #0]
			}

			if (isButtonPress(1)){
 8000488:	2001      	movs	r0, #1
 800048a:	f7ff fe5f 	bl	800014c <isButtonPress>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d04b      	beq.n	800052c <fsm_auto_run+0x22c>
				setTimer1(time_man_mode * 1000);
 8000494:	4b2f      	ldr	r3, [pc, #188]	; (8000554 <fsm_auto_run+0x254>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800049c:	fb02 f303 	mul.w	r3, r2, r3
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 fcd9 	bl	8000e58 <setTimer1>

				status = MAN_GREEN1_RED2;
 80004a6:	4b24      	ldr	r3, [pc, #144]	; (8000538 <fsm_auto_run+0x238>)
 80004a8:	2216      	movs	r2, #22
 80004aa:	601a      	str	r2, [r3, #0]
			}
			break;
 80004ac:	e03e      	b.n	800052c <fsm_auto_run+0x22c>

		case YELLOW1_RED2:
			setLEDRED2();
 80004ae:	f000 faf9 	bl	8000aa4 <setLEDRED2>
			setLEDYELLOW1();
 80004b2:	f000 facf 	bl	8000a54 <setLEDYELLOW1>

			if (timer1_flag == 1){
 80004b6:	4b24      	ldr	r3, [pc, #144]	; (8000548 <fsm_auto_run+0x248>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d112      	bne.n	80004e4 <fsm_auto_run+0x1e4>
				setTimer1(green_time_2 * 1000);
 80004be:	4b1f      	ldr	r3, [pc, #124]	; (800053c <fsm_auto_run+0x23c>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004c6:	fb02 f303 	mul.w	r3, r2, r3
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 fcc4 	bl	8000e58 <setTimer1>
				setTimer2(10);
 80004d0:	200a      	movs	r0, #10
 80004d2:	f000 fcdd 	bl	8000e90 <setTimer2>
				time_of_light = red_time_1;
 80004d6:	4b1a      	ldr	r3, [pc, #104]	; (8000540 <fsm_auto_run+0x240>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4a1a      	ldr	r2, [pc, #104]	; (8000544 <fsm_auto_run+0x244>)
 80004dc:	6013      	str	r3, [r2, #0]
				status = RED1_GREEN2;
 80004de:	4b16      	ldr	r3, [pc, #88]	; (8000538 <fsm_auto_run+0x238>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	601a      	str	r2, [r3, #0]
			}
			if (timer2_flag == 1){
 80004e4:	4b1a      	ldr	r3, [pc, #104]	; (8000550 <fsm_auto_run+0x250>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2b01      	cmp	r3, #1
 80004ea:	d108      	bne.n	80004fe <fsm_auto_run+0x1fe>
				setTimer2(1000);
 80004ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80004f0:	f000 fcce 	bl	8000e90 <setTimer2>
				time_of_light--;
 80004f4:	4b13      	ldr	r3, [pc, #76]	; (8000544 <fsm_auto_run+0x244>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	3b01      	subs	r3, #1
 80004fa:	4a12      	ldr	r2, [pc, #72]	; (8000544 <fsm_auto_run+0x244>)
 80004fc:	6013      	str	r3, [r2, #0]
			}

			if (isButtonPress(1)){
 80004fe:	2001      	movs	r0, #1
 8000500:	f7ff fe24 	bl	800014c <isButtonPress>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d012      	beq.n	8000530 <fsm_auto_run+0x230>
				setTimer1(time_man_mode * 1000);
 800050a:	4b12      	ldr	r3, [pc, #72]	; (8000554 <fsm_auto_run+0x254>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000512:	fb02 f303 	mul.w	r3, r2, r3
 8000516:	4618      	mov	r0, r3
 8000518:	f000 fc9e 	bl	8000e58 <setTimer1>

				status = MAN_YELLOW1_RED2;
 800051c:	4b06      	ldr	r3, [pc, #24]	; (8000538 <fsm_auto_run+0x238>)
 800051e:	2217      	movs	r2, #23
 8000520:	601a      	str	r2, [r3, #0]
			}
			break;
 8000522:	e005      	b.n	8000530 <fsm_auto_run+0x230>
			break;
 8000524:	bf00      	nop
 8000526:	e004      	b.n	8000532 <fsm_auto_run+0x232>
			break;
 8000528:	bf00      	nop
 800052a:	e002      	b.n	8000532 <fsm_auto_run+0x232>
			break;
 800052c:	bf00      	nop
 800052e:	e000      	b.n	8000532 <fsm_auto_run+0x232>
			break;
 8000530:	bf00      	nop
	}
}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	200000a8 	.word	0x200000a8
 800053c:	20000010 	.word	0x20000010
 8000540:	20000000 	.word	0x20000000
 8000544:	200000ac 	.word	0x200000ac
 8000548:	20000108 	.word	0x20000108
 800054c:	20000014 	.word	0x20000014
 8000550:	20000110 	.word	0x20000110
 8000554:	20000018 	.word	0x20000018
 8000558:	20000004 	.word	0x20000004
 800055c:	20000008 	.word	0x20000008

08000560 <fsm_manual_run>:


#include "fsm_manual.h"


void fsm_manual_run(){
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	switch(status){
 8000564:	4b68      	ldr	r3, [pc, #416]	; (8000708 <fsm_manual_run+0x1a8>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	3b14      	subs	r3, #20
 800056a:	2b03      	cmp	r3, #3
 800056c:	f200 80c1 	bhi.w	80006f2 <fsm_manual_run+0x192>
 8000570:	a201      	add	r2, pc, #4	; (adr r2, 8000578 <fsm_manual_run+0x18>)
 8000572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000576:	bf00      	nop
 8000578:	08000589 	.word	0x08000589
 800057c:	080005e7 	.word	0x080005e7
 8000580:	0800063f 	.word	0x0800063f
 8000584:	0800069b 	.word	0x0800069b

		case MAN_RED1_GREEN2:
			setLEDRED1();
 8000588:	f000 fa50 	bl	8000a2c <setLEDRED1>
			setLEDGREEN2();
 800058c:	f000 faaa 	bl	8000ae4 <setLEDGREEN2>
			if(timer1_flag == 1){
 8000590:	4b5e      	ldr	r3, [pc, #376]	; (800070c <fsm_manual_run+0x1ac>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b01      	cmp	r3, #1
 8000596:	d106      	bne.n	80005a6 <fsm_manual_run+0x46>
				status=RED1_GREEN2;
 8000598:	4b5b      	ldr	r3, [pc, #364]	; (8000708 <fsm_manual_run+0x1a8>)
 800059a:	2201      	movs	r2, #1
 800059c:	601a      	str	r2, [r3, #0]
				setTimer1(3000);
 800059e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005a2:	f000 fc59 	bl	8000e58 <setTimer1>
			}

			if(isButtonPress(2)){
 80005a6:	2002      	movs	r0, #2
 80005a8:	f7ff fdd0 	bl	800014c <isButtonPress>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00b      	beq.n	80005ca <fsm_manual_run+0x6a>
				status=MAN_RED1_YELLOW2;
 80005b2:	4b55      	ldr	r3, [pc, #340]	; (8000708 <fsm_manual_run+0x1a8>)
 80005b4:	2215      	movs	r2, #21
 80005b6:	601a      	str	r2, [r3, #0]
				setTimer1(time_man_mode * 1000);
 80005b8:	4b55      	ldr	r3, [pc, #340]	; (8000710 <fsm_manual_run+0x1b0>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005c0:	fb02 f303 	mul.w	r3, r2, r3
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 fc47 	bl	8000e58 <setTimer1>
			}

			if (isButtonPress(1)){
 80005ca:	2001      	movs	r0, #1
 80005cc:	f7ff fdbe 	bl	800014c <isButtonPress>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	f000 808f 	beq.w	80006f6 <fsm_manual_run+0x196>
				status = TUNING_RED1;
 80005d8:	4b4b      	ldr	r3, [pc, #300]	; (8000708 <fsm_manual_run+0x1a8>)
 80005da:	2228      	movs	r2, #40	; 0x28
 80005dc:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 80005de:	200a      	movs	r0, #10
 80005e0:	f000 fc3a 	bl	8000e58 <setTimer1>
			}

			break;
 80005e4:	e087      	b.n	80006f6 <fsm_manual_run+0x196>

		case MAN_RED1_YELLOW2:
			setLEDYELLOW2();
 80005e6:	f000 fa6d 	bl	8000ac4 <setLEDYELLOW2>
			if(timer1_flag==1){
 80005ea:	4b48      	ldr	r3, [pc, #288]	; (800070c <fsm_manual_run+0x1ac>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b01      	cmp	r3, #1
 80005f0:	d106      	bne.n	8000600 <fsm_manual_run+0xa0>
				status=RED1_YELLOW2;
 80005f2:	4b45      	ldr	r3, [pc, #276]	; (8000708 <fsm_manual_run+0x1a8>)
 80005f4:	2202      	movs	r2, #2
 80005f6:	601a      	str	r2, [r3, #0]
				setTimer1(2000);
 80005f8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005fc:	f000 fc2c 	bl	8000e58 <setTimer1>
			}

			if(isButtonPress(2)){
 8000600:	2002      	movs	r0, #2
 8000602:	f7ff fda3 	bl	800014c <isButtonPress>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d00b      	beq.n	8000624 <fsm_manual_run+0xc4>
				status=MAN_GREEN1_RED2;
 800060c:	4b3e      	ldr	r3, [pc, #248]	; (8000708 <fsm_manual_run+0x1a8>)
 800060e:	2216      	movs	r2, #22
 8000610:	601a      	str	r2, [r3, #0]
				setTimer1(time_man_mode * 1000);
 8000612:	4b3f      	ldr	r3, [pc, #252]	; (8000710 <fsm_manual_run+0x1b0>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800061a:	fb02 f303 	mul.w	r3, r2, r3
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fc1a 	bl	8000e58 <setTimer1>
			}

			if (isButtonPress(1)){
 8000624:	2001      	movs	r0, #1
 8000626:	f7ff fd91 	bl	800014c <isButtonPress>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d064      	beq.n	80006fa <fsm_manual_run+0x19a>
				status = TUNING_RED1;
 8000630:	4b35      	ldr	r3, [pc, #212]	; (8000708 <fsm_manual_run+0x1a8>)
 8000632:	2228      	movs	r2, #40	; 0x28
 8000634:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 8000636:	200a      	movs	r0, #10
 8000638:	f000 fc0e 	bl	8000e58 <setTimer1>
			}

			break;
 800063c:	e05d      	b.n	80006fa <fsm_manual_run+0x19a>

		case MAN_GREEN1_RED2:
			setLEDGREEN1();
 800063e:	f000 fa1d 	bl	8000a7c <setLEDGREEN1>
			setLEDRED2();
 8000642:	f000 fa2f 	bl	8000aa4 <setLEDRED2>
			if(timer1_flag==1){
 8000646:	4b31      	ldr	r3, [pc, #196]	; (800070c <fsm_manual_run+0x1ac>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d106      	bne.n	800065c <fsm_manual_run+0xfc>
				status=GREEN1_RED2;
 800064e:	4b2e      	ldr	r3, [pc, #184]	; (8000708 <fsm_manual_run+0x1a8>)
 8000650:	2203      	movs	r2, #3
 8000652:	601a      	str	r2, [r3, #0]
				setTimer1(3000);
 8000654:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000658:	f000 fbfe 	bl	8000e58 <setTimer1>
			}

			if(isButtonPress(2)){
 800065c:	2002      	movs	r0, #2
 800065e:	f7ff fd75 	bl	800014c <isButtonPress>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d00b      	beq.n	8000680 <fsm_manual_run+0x120>
				status=MAN_YELLOW1_RED2;
 8000668:	4b27      	ldr	r3, [pc, #156]	; (8000708 <fsm_manual_run+0x1a8>)
 800066a:	2217      	movs	r2, #23
 800066c:	601a      	str	r2, [r3, #0]
				setTimer1(time_man_mode * 1000);
 800066e:	4b28      	ldr	r3, [pc, #160]	; (8000710 <fsm_manual_run+0x1b0>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000676:	fb02 f303 	mul.w	r3, r2, r3
 800067a:	4618      	mov	r0, r3
 800067c:	f000 fbec 	bl	8000e58 <setTimer1>
			}

			if (isButtonPress(1)){
 8000680:	2001      	movs	r0, #1
 8000682:	f7ff fd63 	bl	800014c <isButtonPress>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d038      	beq.n	80006fe <fsm_manual_run+0x19e>
				status = TUNING_RED1;
 800068c:	4b1e      	ldr	r3, [pc, #120]	; (8000708 <fsm_manual_run+0x1a8>)
 800068e:	2228      	movs	r2, #40	; 0x28
 8000690:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 8000692:	200a      	movs	r0, #10
 8000694:	f000 fbe0 	bl	8000e58 <setTimer1>
			}

			break;
 8000698:	e031      	b.n	80006fe <fsm_manual_run+0x19e>

		case MAN_YELLOW1_RED2:
			setLEDYELLOW1();
 800069a:	f000 f9db 	bl	8000a54 <setLEDYELLOW1>

			if(timer1_flag==1){
 800069e:	4b1b      	ldr	r3, [pc, #108]	; (800070c <fsm_manual_run+0x1ac>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d106      	bne.n	80006b4 <fsm_manual_run+0x154>
				status=YELLOW1_RED2;
 80006a6:	4b18      	ldr	r3, [pc, #96]	; (8000708 <fsm_manual_run+0x1a8>)
 80006a8:	2204      	movs	r2, #4
 80006aa:	601a      	str	r2, [r3, #0]
				setTimer1(2000);
 80006ac:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006b0:	f000 fbd2 	bl	8000e58 <setTimer1>
			}

			if(isButtonPress(2)){
 80006b4:	2002      	movs	r0, #2
 80006b6:	f7ff fd49 	bl	800014c <isButtonPress>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d00b      	beq.n	80006d8 <fsm_manual_run+0x178>
				status=MAN_RED1_GREEN2;
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <fsm_manual_run+0x1a8>)
 80006c2:	2214      	movs	r2, #20
 80006c4:	601a      	str	r2, [r3, #0]
				setTimer1(time_man_mode * 1000);
 80006c6:	4b12      	ldr	r3, [pc, #72]	; (8000710 <fsm_manual_run+0x1b0>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006ce:	fb02 f303 	mul.w	r3, r2, r3
 80006d2:	4618      	mov	r0, r3
 80006d4:	f000 fbc0 	bl	8000e58 <setTimer1>
			}

			if (isButtonPress(1)){
 80006d8:	2001      	movs	r0, #1
 80006da:	f7ff fd37 	bl	800014c <isButtonPress>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00e      	beq.n	8000702 <fsm_manual_run+0x1a2>
				status = TUNING_RED1;
 80006e4:	4b08      	ldr	r3, [pc, #32]	; (8000708 <fsm_manual_run+0x1a8>)
 80006e6:	2228      	movs	r2, #40	; 0x28
 80006e8:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 80006ea:	200a      	movs	r0, #10
 80006ec:	f000 fbb4 	bl	8000e58 <setTimer1>
			}

			break;
 80006f0:	e007      	b.n	8000702 <fsm_manual_run+0x1a2>

		default:
			break;
 80006f2:	bf00      	nop
 80006f4:	e006      	b.n	8000704 <fsm_manual_run+0x1a4>
			break;
 80006f6:	bf00      	nop
 80006f8:	e004      	b.n	8000704 <fsm_manual_run+0x1a4>
			break;
 80006fa:	bf00      	nop
 80006fc:	e002      	b.n	8000704 <fsm_manual_run+0x1a4>
			break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <fsm_manual_run+0x1a4>
			break;
 8000702:	bf00      	nop
	}
}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}
 8000708:	200000a8 	.word	0x200000a8
 800070c:	20000108 	.word	0x20000108
 8000710:	20000018 	.word	0x20000018

08000714 <fsm_pedes_run>:
 */


#include "fsm_pedes.h"

void fsm_pedes_run(){
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
	switch (status_pedes){
 8000718:	4b1d      	ldr	r3, [pc, #116]	; (8000790 <fsm_pedes_run+0x7c>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b32      	cmp	r3, #50	; 0x32
 800071e:	d002      	beq.n	8000726 <fsm_pedes_run+0x12>
 8000720:	2b33      	cmp	r3, #51	; 0x33
 8000722:	d018      	beq.n	8000756 <fsm_pedes_run+0x42>
			}

			break;

	}
}
 8000724:	e032      	b.n	800078c <fsm_pedes_run+0x78>
			clearLED3();
 8000726:	f000 fa4d 	bl	8000bc4 <clearLED3>
			if (isButtonPress(0)){
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff fd0e 	bl	800014c <isButtonPress>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d027      	beq.n	8000786 <fsm_pedes_run+0x72>
				setTimer2((red_time_1 + red_time_2) * 2 * 1000);
 8000736:	4b17      	ldr	r3, [pc, #92]	; (8000794 <fsm_pedes_run+0x80>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	4b17      	ldr	r3, [pc, #92]	; (8000798 <fsm_pedes_run+0x84>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	4413      	add	r3, r2
 8000740:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000744:	fb02 f303 	mul.w	r3, r2, r3
 8000748:	4618      	mov	r0, r3
 800074a:	f000 fba1 	bl	8000e90 <setTimer2>
				status_pedes = PEDES_RUN;
 800074e:	4b10      	ldr	r3, [pc, #64]	; (8000790 <fsm_pedes_run+0x7c>)
 8000750:	2233      	movs	r2, #51	; 0x33
 8000752:	601a      	str	r2, [r3, #0]
			break;
 8000754:	e017      	b.n	8000786 <fsm_pedes_run+0x72>
			if (status == GREEN1_RED2){
 8000756:	4b11      	ldr	r3, [pc, #68]	; (800079c <fsm_pedes_run+0x88>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2b03      	cmp	r3, #3
 800075c:	d102      	bne.n	8000764 <fsm_pedes_run+0x50>
				setLEDRED3();
 800075e:	f000 f9d1 	bl	8000b04 <setLEDRED3>
 8000762:	e008      	b.n	8000776 <fsm_pedes_run+0x62>
			} else if (status == YELLOW1_RED2){
 8000764:	4b0d      	ldr	r3, [pc, #52]	; (800079c <fsm_pedes_run+0x88>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b04      	cmp	r3, #4
 800076a:	d102      	bne.n	8000772 <fsm_pedes_run+0x5e>
				setLEDYELLOW3();
 800076c:	f000 f9de 	bl	8000b2c <setLEDYELLOW3>
 8000770:	e001      	b.n	8000776 <fsm_pedes_run+0x62>
				setLEDGREEN3();
 8000772:	f000 f9ef 	bl	8000b54 <setLEDGREEN3>
			if (timer2_flag == 1){
 8000776:	4b0a      	ldr	r3, [pc, #40]	; (80007a0 <fsm_pedes_run+0x8c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2b01      	cmp	r3, #1
 800077c:	d105      	bne.n	800078a <fsm_pedes_run+0x76>
				status = INIT_PEDES;
 800077e:	4b07      	ldr	r3, [pc, #28]	; (800079c <fsm_pedes_run+0x88>)
 8000780:	2232      	movs	r2, #50	; 0x32
 8000782:	601a      	str	r2, [r3, #0]
			break;
 8000784:	e001      	b.n	800078a <fsm_pedes_run+0x76>
			break;
 8000786:	bf00      	nop
 8000788:	e000      	b.n	800078c <fsm_pedes_run+0x78>
			break;
 800078a:	bf00      	nop
}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}
 8000790:	200000a4 	.word	0x200000a4
 8000794:	20000000 	.word	0x20000000
 8000798:	2000000c 	.word	0x2000000c
 800079c:	200000a8 	.word	0x200000a8
 80007a0:	20000110 	.word	0x20000110

080007a4 <fsm_tuning_run>:

#include "fsm_tuning.h"



void fsm_tuning_run(){
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	switch(status){
 80007a8:	4b95      	ldr	r3, [pc, #596]	; (8000a00 <fsm_tuning_run+0x25c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	3b28      	subs	r3, #40	; 0x28
 80007ae:	2b03      	cmp	r3, #3
 80007b0:	f200 811a 	bhi.w	80009e8 <fsm_tuning_run+0x244>
 80007b4:	a201      	add	r2, pc, #4	; (adr r2, 80007bc <fsm_tuning_run+0x18>)
 80007b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ba:	bf00      	nop
 80007bc:	080007cd 	.word	0x080007cd
 80007c0:	0800084b 	.word	0x0800084b
 80007c4:	080008c9 	.word	0x080008c9
 80007c8:	08000953 	.word	0x08000953

		case TUNING_RED1:
			setLEDRED1();
 80007cc:	f000 f92e 	bl	8000a2c <setLEDRED1>
			clearLED2();
 80007d0:	f000 f9e8 	bl	8000ba4 <clearLED2>
			if(isButtonPress(2)){
 80007d4:	2002      	movs	r0, #2
 80007d6:	f7ff fcb9 	bl	800014c <isButtonPress>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d004      	beq.n	80007ea <fsm_tuning_run+0x46>
				RED_INC++;
 80007e0:	4b88      	ldr	r3, [pc, #544]	; (8000a04 <fsm_tuning_run+0x260>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	3301      	adds	r3, #1
 80007e6:	4a87      	ldr	r2, [pc, #540]	; (8000a04 <fsm_tuning_run+0x260>)
 80007e8:	6013      	str	r3, [r2, #0]

			}

			if (isButtonLongPress(2)){
 80007ea:	2002      	movs	r0, #2
 80007ec:	f7ff fcc8 	bl	8000180 <isButtonLongPress>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d00b      	beq.n	800080e <fsm_tuning_run+0x6a>
				if (timer1_flag == 1){
 80007f6:	4b84      	ldr	r3, [pc, #528]	; (8000a08 <fsm_tuning_run+0x264>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d107      	bne.n	800080e <fsm_tuning_run+0x6a>
					RED_INC--;
 80007fe:	4b81      	ldr	r3, [pc, #516]	; (8000a04 <fsm_tuning_run+0x260>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	3b01      	subs	r3, #1
 8000804:	4a7f      	ldr	r2, [pc, #508]	; (8000a04 <fsm_tuning_run+0x260>)
 8000806:	6013      	str	r3, [r2, #0]
					setTimer1(200);
 8000808:	20c8      	movs	r0, #200	; 0xc8
 800080a:	f000 fb25 	bl	8000e58 <setTimer1>
				}
			}
			if(isButtonPress(3)){
 800080e:	2003      	movs	r0, #3
 8000810:	f7ff fc9c 	bl	800014c <isButtonPress>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d006      	beq.n	8000828 <fsm_tuning_run+0x84>
				red_time_1+=RED_INC;
 800081a:	4b7c      	ldr	r3, [pc, #496]	; (8000a0c <fsm_tuning_run+0x268>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	4b79      	ldr	r3, [pc, #484]	; (8000a04 <fsm_tuning_run+0x260>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4413      	add	r3, r2
 8000824:	4a79      	ldr	r2, [pc, #484]	; (8000a0c <fsm_tuning_run+0x268>)
 8000826:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPress(1)){
 8000828:	2001      	movs	r0, #1
 800082a:	f7ff fc8f 	bl	800014c <isButtonPress>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	f000 80db 	beq.w	80009ec <fsm_tuning_run+0x248>
				RED_INC=0;
 8000836:	4b73      	ldr	r3, [pc, #460]	; (8000a04 <fsm_tuning_run+0x260>)
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
				status=TUNING_GREEN1;
 800083c:	4b70      	ldr	r3, [pc, #448]	; (8000a00 <fsm_tuning_run+0x25c>)
 800083e:	2229      	movs	r2, #41	; 0x29
 8000840:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 8000842:	200a      	movs	r0, #10
 8000844:	f000 fb08 	bl	8000e58 <setTimer1>
			}
			break;
 8000848:	e0d0      	b.n	80009ec <fsm_tuning_run+0x248>

		case TUNING_GREEN1:

			setLEDGREEN1();
 800084a:	f000 f917 	bl	8000a7c <setLEDGREEN1>
			clearLED2();
 800084e:	f000 f9a9 	bl	8000ba4 <clearLED2>

			if(isButtonPress(2)){
 8000852:	2002      	movs	r0, #2
 8000854:	f7ff fc7a 	bl	800014c <isButtonPress>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d004      	beq.n	8000868 <fsm_tuning_run+0xc4>
				GREEN_INC++;
 800085e:	4b6c      	ldr	r3, [pc, #432]	; (8000a10 <fsm_tuning_run+0x26c>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	3301      	adds	r3, #1
 8000864:	4a6a      	ldr	r2, [pc, #424]	; (8000a10 <fsm_tuning_run+0x26c>)
 8000866:	6013      	str	r3, [r2, #0]
			}

			if (isButtonLongPress(2)){
 8000868:	2002      	movs	r0, #2
 800086a:	f7ff fc89 	bl	8000180 <isButtonLongPress>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d00b      	beq.n	800088c <fsm_tuning_run+0xe8>
				if (timer1_flag == 1){
 8000874:	4b64      	ldr	r3, [pc, #400]	; (8000a08 <fsm_tuning_run+0x264>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2b01      	cmp	r3, #1
 800087a:	d107      	bne.n	800088c <fsm_tuning_run+0xe8>
					GREEN_INC--;
 800087c:	4b64      	ldr	r3, [pc, #400]	; (8000a10 <fsm_tuning_run+0x26c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	3b01      	subs	r3, #1
 8000882:	4a63      	ldr	r2, [pc, #396]	; (8000a10 <fsm_tuning_run+0x26c>)
 8000884:	6013      	str	r3, [r2, #0]
					setTimer1(200);
 8000886:	20c8      	movs	r0, #200	; 0xc8
 8000888:	f000 fae6 	bl	8000e58 <setTimer1>
				}
			}

			if(isButtonPress(3)){
 800088c:	2003      	movs	r0, #3
 800088e:	f7ff fc5d 	bl	800014c <isButtonPress>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d006      	beq.n	80008a6 <fsm_tuning_run+0x102>
				green_time_1+=GREEN_INC;
 8000898:	4b5e      	ldr	r3, [pc, #376]	; (8000a14 <fsm_tuning_run+0x270>)
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	4b5c      	ldr	r3, [pc, #368]	; (8000a10 <fsm_tuning_run+0x26c>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4413      	add	r3, r2
 80008a2:	4a5c      	ldr	r2, [pc, #368]	; (8000a14 <fsm_tuning_run+0x270>)
 80008a4:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPress(1)){
 80008a6:	2001      	movs	r0, #1
 80008a8:	f7ff fc50 	bl	800014c <isButtonPress>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	f000 809e 	beq.w	80009f0 <fsm_tuning_run+0x24c>
				GREEN_INC=0;
 80008b4:	4b56      	ldr	r3, [pc, #344]	; (8000a10 <fsm_tuning_run+0x26c>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
				status=TUNING_YELLOW1;
 80008ba:	4b51      	ldr	r3, [pc, #324]	; (8000a00 <fsm_tuning_run+0x25c>)
 80008bc:	222a      	movs	r2, #42	; 0x2a
 80008be:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 80008c0:	200a      	movs	r0, #10
 80008c2:	f000 fac9 	bl	8000e58 <setTimer1>
			}
			break;
 80008c6:	e093      	b.n	80009f0 <fsm_tuning_run+0x24c>

		case TUNING_YELLOW1:
			setLEDYELLOW1();
 80008c8:	f000 f8c4 	bl	8000a54 <setLEDYELLOW1>
			clearLED2();
 80008cc:	f000 f96a 	bl	8000ba4 <clearLED2>

			if(isButtonPress(2)){
 80008d0:	2002      	movs	r0, #2
 80008d2:	f7ff fc3b 	bl	800014c <isButtonPress>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d004      	beq.n	80008e6 <fsm_tuning_run+0x142>
				YELLOW_INC++;
 80008dc:	4b4e      	ldr	r3, [pc, #312]	; (8000a18 <fsm_tuning_run+0x274>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	3301      	adds	r3, #1
 80008e2:	4a4d      	ldr	r2, [pc, #308]	; (8000a18 <fsm_tuning_run+0x274>)
 80008e4:	6013      	str	r3, [r2, #0]
			}

			if (isButtonLongPress(2)){
 80008e6:	2002      	movs	r0, #2
 80008e8:	f7ff fc4a 	bl	8000180 <isButtonLongPress>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d00b      	beq.n	800090a <fsm_tuning_run+0x166>
				if (timer1_flag == 1){
 80008f2:	4b45      	ldr	r3, [pc, #276]	; (8000a08 <fsm_tuning_run+0x264>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d107      	bne.n	800090a <fsm_tuning_run+0x166>
					YELLOW_INC--;
 80008fa:	4b47      	ldr	r3, [pc, #284]	; (8000a18 <fsm_tuning_run+0x274>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	3b01      	subs	r3, #1
 8000900:	4a45      	ldr	r2, [pc, #276]	; (8000a18 <fsm_tuning_run+0x274>)
 8000902:	6013      	str	r3, [r2, #0]
					setTimer1(200);
 8000904:	20c8      	movs	r0, #200	; 0xc8
 8000906:	f000 faa7 	bl	8000e58 <setTimer1>
				}
			}

			if(isButtonPress(3)){
 800090a:	2003      	movs	r0, #3
 800090c:	f7ff fc1e 	bl	800014c <isButtonPress>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d006      	beq.n	8000924 <fsm_tuning_run+0x180>
				yellow_time_1+=YELLOW_INC;
 8000916:	4b41      	ldr	r3, [pc, #260]	; (8000a1c <fsm_tuning_run+0x278>)
 8000918:	681a      	ldr	r2, [r3, #0]
 800091a:	4b3f      	ldr	r3, [pc, #252]	; (8000a18 <fsm_tuning_run+0x274>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4413      	add	r3, r2
 8000920:	4a3e      	ldr	r2, [pc, #248]	; (8000a1c <fsm_tuning_run+0x278>)
 8000922:	6013      	str	r3, [r2, #0]

			}
			if(isButtonPress(1)){
 8000924:	2001      	movs	r0, #1
 8000926:	f7ff fc11 	bl	800014c <isButtonPress>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d061      	beq.n	80009f4 <fsm_tuning_run+0x250>
				YELLOW_INC=0;
 8000930:	4b39      	ldr	r3, [pc, #228]	; (8000a18 <fsm_tuning_run+0x274>)
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
				red_time_2=yellow_time_1+green_time_1;
 8000936:	4b39      	ldr	r3, [pc, #228]	; (8000a1c <fsm_tuning_run+0x278>)
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	4b36      	ldr	r3, [pc, #216]	; (8000a14 <fsm_tuning_run+0x270>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	4413      	add	r3, r2
 8000940:	4a37      	ldr	r2, [pc, #220]	; (8000a20 <fsm_tuning_run+0x27c>)
 8000942:	6013      	str	r3, [r2, #0]
				status=TUNING_GREEN2;
 8000944:	4b2e      	ldr	r3, [pc, #184]	; (8000a00 <fsm_tuning_run+0x25c>)
 8000946:	222b      	movs	r2, #43	; 0x2b
 8000948:	601a      	str	r2, [r3, #0]
				setTimer1(10);
 800094a:	200a      	movs	r0, #10
 800094c:	f000 fa84 	bl	8000e58 <setTimer1>
			}
			break;
 8000950:	e050      	b.n	80009f4 <fsm_tuning_run+0x250>

		case TUNING_GREEN2:
			setLEDGREEN2();
 8000952:	f000 f8c7 	bl	8000ae4 <setLEDGREEN2>
			clearLED1();
 8000956:	f000 f911 	bl	8000b7c <clearLED1>

			if(isButtonPress(2)){
 800095a:	2002      	movs	r0, #2
 800095c:	f7ff fbf6 	bl	800014c <isButtonPress>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d004      	beq.n	8000970 <fsm_tuning_run+0x1cc>
				GREEN_INC++;
 8000966:	4b2a      	ldr	r3, [pc, #168]	; (8000a10 <fsm_tuning_run+0x26c>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	3301      	adds	r3, #1
 800096c:	4a28      	ldr	r2, [pc, #160]	; (8000a10 <fsm_tuning_run+0x26c>)
 800096e:	6013      	str	r3, [r2, #0]
			}

			if (isButtonLongPress(2)){
 8000970:	2002      	movs	r0, #2
 8000972:	f7ff fc05 	bl	8000180 <isButtonLongPress>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d00b      	beq.n	8000994 <fsm_tuning_run+0x1f0>
				if (timer1_flag == 1){
 800097c:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <fsm_tuning_run+0x264>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2b01      	cmp	r3, #1
 8000982:	d107      	bne.n	8000994 <fsm_tuning_run+0x1f0>
					GREEN_INC--;
 8000984:	4b22      	ldr	r3, [pc, #136]	; (8000a10 <fsm_tuning_run+0x26c>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	3b01      	subs	r3, #1
 800098a:	4a21      	ldr	r2, [pc, #132]	; (8000a10 <fsm_tuning_run+0x26c>)
 800098c:	6013      	str	r3, [r2, #0]
					setTimer1(200);
 800098e:	20c8      	movs	r0, #200	; 0xc8
 8000990:	f000 fa62 	bl	8000e58 <setTimer1>
				}
			}

			if(isButtonPress(3)){
 8000994:	2003      	movs	r0, #3
 8000996:	f7ff fbd9 	bl	800014c <isButtonPress>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d006      	beq.n	80009ae <fsm_tuning_run+0x20a>
				green_time_2+=GREEN_INC;
 80009a0:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <fsm_tuning_run+0x280>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4b1a      	ldr	r3, [pc, #104]	; (8000a10 <fsm_tuning_run+0x26c>)
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4413      	add	r3, r2
 80009aa:	4a1e      	ldr	r2, [pc, #120]	; (8000a24 <fsm_tuning_run+0x280>)
 80009ac:	6013      	str	r3, [r2, #0]
			}
			if(isButtonPress(1)){
 80009ae:	2001      	movs	r0, #1
 80009b0:	f7ff fbcc 	bl	800014c <isButtonPress>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d01e      	beq.n	80009f8 <fsm_tuning_run+0x254>
				GREEN_INC=0;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <fsm_tuning_run+0x26c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
				yellow_time_2=red_time_1-green_time_2;
 80009c0:	4b12      	ldr	r3, [pc, #72]	; (8000a0c <fsm_tuning_run+0x268>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <fsm_tuning_run+0x280>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	4a17      	ldr	r2, [pc, #92]	; (8000a28 <fsm_tuning_run+0x284>)
 80009cc:	6013      	str	r3, [r2, #0]
				status=RED1_GREEN2;
 80009ce:	4b0c      	ldr	r3, [pc, #48]	; (8000a00 <fsm_tuning_run+0x25c>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	601a      	str	r2, [r3, #0]
				setTimer1(green_time_2 * 1000);
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <fsm_tuning_run+0x280>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	4618      	mov	r0, r3
 80009e2:	f000 fa39 	bl	8000e58 <setTimer1>
			}
			break;
 80009e6:	e007      	b.n	80009f8 <fsm_tuning_run+0x254>

		default:
			break;
 80009e8:	bf00      	nop
 80009ea:	e006      	b.n	80009fa <fsm_tuning_run+0x256>
			break;
 80009ec:	bf00      	nop
 80009ee:	e004      	b.n	80009fa <fsm_tuning_run+0x256>
			break;
 80009f0:	bf00      	nop
 80009f2:	e002      	b.n	80009fa <fsm_tuning_run+0x256>
			break;
 80009f4:	bf00      	nop
 80009f6:	e000      	b.n	80009fa <fsm_tuning_run+0x256>
			break;
 80009f8:	bf00      	nop

	}
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	200000a8 	.word	0x200000a8
 8000a04:	200000b0 	.word	0x200000b0
 8000a08:	20000108 	.word	0x20000108
 8000a0c:	20000000 	.word	0x20000000
 8000a10:	200000b8 	.word	0x200000b8
 8000a14:	20000004 	.word	0x20000004
 8000a18:	200000b4 	.word	0x200000b4
 8000a1c:	20000008 	.word	0x20000008
 8000a20:	2000000c 	.word	0x2000000c
 8000a24:	20000010 	.word	0x20000010
 8000a28:	20000014 	.word	0x20000014

08000a2c <setLEDRED1>:
 *  Created on: Dec 5, 2022
 *      Author: Admin
 */

#include "led_traffic.h"
void setLEDRED1(){
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 8000a30:	2201      	movs	r2, #1
 8000a32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a36:	4805      	ldr	r0, [pc, #20]	; (8000a4c <setLEDRED1+0x20>)
 8000a38:	f000 fe23 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2108      	movs	r1, #8
 8000a40:	4803      	ldr	r0, [pc, #12]	; (8000a50 <setLEDRED1+0x24>)
 8000a42:	f000 fe1e 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40010800 	.word	0x40010800
 8000a50:	40010c00 	.word	0x40010c00

08000a54 <setLEDYELLOW1>:
void setLEDYELLOW1(){
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a5e:	4805      	ldr	r0, [pc, #20]	; (8000a74 <setLEDYELLOW1+0x20>)
 8000a60:	f000 fe0f 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 8000a64:	2201      	movs	r2, #1
 8000a66:	2108      	movs	r1, #8
 8000a68:	4803      	ldr	r0, [pc, #12]	; (8000a78 <setLEDYELLOW1+0x24>)
 8000a6a:	f000 fe0a 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000a6e:	bf00      	nop
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40010800 	.word	0x40010800
 8000a78:	40010c00 	.word	0x40010c00

08000a7c <setLEDGREEN1>:
void setLEDGREEN1(){
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a86:	4805      	ldr	r0, [pc, #20]	; (8000a9c <setLEDGREEN1+0x20>)
 8000a88:	f000 fdfb 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	2108      	movs	r1, #8
 8000a90:	4803      	ldr	r0, [pc, #12]	; (8000aa0 <setLEDGREEN1+0x24>)
 8000a92:	f000 fdf6 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000a96:	bf00      	nop
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40010800 	.word	0x40010800
 8000aa0:	40010c00 	.word	0x40010c00

08000aa4 <setLEDRED2>:

void setLEDRED2(){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2120      	movs	r1, #32
 8000aac:	4804      	ldr	r0, [pc, #16]	; (8000ac0 <setLEDRED2+0x1c>)
 8000aae:	f000 fde8 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2110      	movs	r1, #16
 8000ab6:	4802      	ldr	r0, [pc, #8]	; (8000ac0 <setLEDRED2+0x1c>)
 8000ab8:	f000 fde3 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000abc:	bf00      	nop
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40010c00 	.word	0x40010c00

08000ac4 <setLEDYELLOW2>:
void setLEDYELLOW2(){
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	2120      	movs	r1, #32
 8000acc:	4804      	ldr	r0, [pc, #16]	; (8000ae0 <setLEDYELLOW2+0x1c>)
 8000ace:	f000 fdd8 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	2110      	movs	r1, #16
 8000ad6:	4802      	ldr	r0, [pc, #8]	; (8000ae0 <setLEDYELLOW2+0x1c>)
 8000ad8:	f000 fdd3 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40010c00 	.word	0x40010c00

08000ae4 <setLEDGREEN2>:
void setLEDGREEN2(){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2120      	movs	r1, #32
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <setLEDGREEN2+0x1c>)
 8000aee:	f000 fdc8 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 1);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2110      	movs	r1, #16
 8000af6:	4802      	ldr	r0, [pc, #8]	; (8000b00 <setLEDGREEN2+0x1c>)
 8000af8:	f000 fdc3 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010c00 	.word	0x40010c00

08000b04 <setLEDRED3>:

void setLEDRED3(){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b0e:	4805      	ldr	r0, [pc, #20]	; (8000b24 <setLEDRED3+0x20>)
 8000b10:	f000 fdb7 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b1a:	4803      	ldr	r0, [pc, #12]	; (8000b28 <setLEDRED3+0x24>)
 8000b1c:	f000 fdb1 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	40010c00 	.word	0x40010c00
 8000b28:	40010800 	.word	0x40010800

08000b2c <setLEDYELLOW3>:
void setLEDYELLOW3(){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 1);
 8000b30:	2201      	movs	r2, #1
 8000b32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b36:	4805      	ldr	r0, [pc, #20]	; (8000b4c <setLEDYELLOW3+0x20>)
 8000b38:	f000 fda3 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 1);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b42:	4803      	ldr	r0, [pc, #12]	; (8000b50 <setLEDYELLOW3+0x24>)
 8000b44:	f000 fd9d 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40010c00 	.word	0x40010c00
 8000b50:	40010800 	.word	0x40010800

08000b54 <setLEDGREEN3>:
void setLEDGREEN3(){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b5e:	4805      	ldr	r0, [pc, #20]	; (8000b74 <setLEDGREEN3+0x20>)
 8000b60:	f000 fd8f 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 1);
 8000b64:	2201      	movs	r2, #1
 8000b66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b6a:	4803      	ldr	r0, [pc, #12]	; (8000b78 <setLEDGREEN3+0x24>)
 8000b6c:	f000 fd89 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40010c00 	.word	0x40010c00
 8000b78:	40010800 	.word	0x40010800

08000b7c <clearLED1>:

void clearLED1(){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 0);
 8000b80:	2200      	movs	r2, #0
 8000b82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b86:	4805      	ldr	r0, [pc, #20]	; (8000b9c <clearLED1+0x20>)
 8000b88:	f000 fd7b 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2108      	movs	r1, #8
 8000b90:	4803      	ldr	r0, [pc, #12]	; (8000ba0 <clearLED1+0x24>)
 8000b92:	f000 fd76 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40010800 	.word	0x40010800
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <clearLED2>:

void clearLED2(){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2120      	movs	r1, #32
 8000bac:	4804      	ldr	r0, [pc, #16]	; (8000bc0 <clearLED2+0x1c>)
 8000bae:	f000 fd68 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2110      	movs	r1, #16
 8000bb6:	4802      	ldr	r0, [pc, #8]	; (8000bc0 <clearLED2+0x1c>)
 8000bb8:	f000 fd63 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40010c00 	.word	0x40010c00

08000bc4 <clearLED3>:

void clearLED3(){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bce:	4805      	ldr	r0, [pc, #20]	; (8000be4 <clearLED3+0x20>)
 8000bd0:	f000 fd57 	bl	8001682 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 1);
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bda:	4803      	ldr	r0, [pc, #12]	; (8000be8 <clearLED3+0x24>)
 8000bdc:	f000 fd51 	bl	8001682 <HAL_GPIO_WritePin>
}
 8000be0:	bf00      	nop
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40010c00 	.word	0x40010c00
 8000be8:	40010800 	.word	0x40010800

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf0:	f000 fa3c 	bl	800106c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf4:	f000 f81c 	bl	8000c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf8:	f000 f8a2 	bl	8000d40 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000bfc:	f000 f854 	bl	8000ca8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c00:	4808      	ldr	r0, [pc, #32]	; (8000c24 <main+0x38>)
 8000c02:	f001 f98f 	bl	8001f24 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status = INIT;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <main+0x3c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	601a      	str	r2, [r3, #0]
  status_pedes = INIT_PEDES;
 8000c0c:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <main+0x40>)
 8000c0e:	2232      	movs	r2, #50	; 0x32
 8000c10:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  fsm_auto_run();
 8000c12:	f7ff fb75 	bl	8000300 <fsm_auto_run>
	  fsm_manual_run();
 8000c16:	f7ff fca3 	bl	8000560 <fsm_manual_run>
	  fsm_pedes_run();
 8000c1a:	f7ff fd7b 	bl	8000714 <fsm_pedes_run>
	  fsm_tuning_run();
 8000c1e:	f7ff fdc1 	bl	80007a4 <fsm_tuning_run>
	  fsm_auto_run();
 8000c22:	e7f6      	b.n	8000c12 <main+0x26>
 8000c24:	200000bc 	.word	0x200000bc
 8000c28:	200000a8 	.word	0x200000a8
 8000c2c:	200000a4 	.word	0x200000a4

08000c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b090      	sub	sp, #64	; 0x40
 8000c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c36:	f107 0318 	add.w	r3, r7, #24
 8000c3a:	2228      	movs	r2, #40	; 0x28
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 fd3e 	bl	80026c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c44:	1d3b      	adds	r3, r7, #4
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c52:	2302      	movs	r3, #2
 8000c54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c56:	2301      	movs	r3, #1
 8000c58:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c5a:	2310      	movs	r3, #16
 8000c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c62:	f107 0318 	add.w	r3, r7, #24
 8000c66:	4618      	mov	r0, r3
 8000c68:	f000 fd24 	bl	80016b4 <HAL_RCC_OscConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c72:	f000 f8eb 	bl	8000e4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c76:	230f      	movs	r3, #15
 8000c78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c82:	2300      	movs	r3, #0
 8000c84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c8a:	1d3b      	adds	r3, r7, #4
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f000 ff92 	bl	8001bb8 <HAL_RCC_ClockConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c9a:	f000 f8d7 	bl	8000e4c <Error_Handler>
  }
}
 8000c9e:	bf00      	nop
 8000ca0:	3740      	adds	r7, #64	; 0x40
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
	...

08000ca8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cae:	f107 0308 	add.w	r3, r7, #8
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cbc:	463b      	mov	r3, r7
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc4:	4b1d      	ldr	r3, [pc, #116]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000cc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 8000ccc:	4b1b      	ldr	r3, [pc, #108]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000cce:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000cd2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b19      	ldr	r3, [pc, #100]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000cda:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000cdc:	220a      	movs	r2, #10
 8000cde:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce0:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce6:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cec:	4813      	ldr	r0, [pc, #76]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000cee:	f001 f8c9 	bl	8001e84 <HAL_TIM_Base_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cf8:	f000 f8a8 	bl	8000e4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	4619      	mov	r1, r3
 8000d08:	480c      	ldr	r0, [pc, #48]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000d0a:	f001 fa65 	bl	80021d8 <HAL_TIM_ConfigClockSource>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d14:	f000 f89a 	bl	8000e4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d20:	463b      	mov	r3, r7
 8000d22:	4619      	mov	r1, r3
 8000d24:	4805      	ldr	r0, [pc, #20]	; (8000d3c <MX_TIM2_Init+0x94>)
 8000d26:	f001 fc37 	bl	8002598 <HAL_TIMEx_MasterConfigSynchronization>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d30:	f000 f88c 	bl	8000e4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d34:	bf00      	nop
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	200000bc 	.word	0x200000bc

08000d40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d46:	f107 0308 	add.w	r3, r7, #8
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	605a      	str	r2, [r3, #4]
 8000d50:	609a      	str	r2, [r3, #8]
 8000d52:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d54:	4b34      	ldr	r3, [pc, #208]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	4a33      	ldr	r2, [pc, #204]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d5a:	f043 0304 	orr.w	r3, r3, #4
 8000d5e:	6193      	str	r3, [r2, #24]
 8000d60:	4b31      	ldr	r3, [pc, #196]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	f003 0304 	and.w	r3, r3, #4
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d6c:	4b2e      	ldr	r3, [pc, #184]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	4a2d      	ldr	r2, [pc, #180]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d72:	f043 0308 	orr.w	r3, r3, #8
 8000d76:	6193      	str	r3, [r2, #24]
 8000d78:	4b2b      	ldr	r3, [pc, #172]	; (8000e28 <MX_GPIO_Init+0xe8>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	f003 0308 	and.w	r3, r3, #8
 8000d80:	603b      	str	r3, [r7, #0]
 8000d82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000d8a:	4828      	ldr	r0, [pc, #160]	; (8000e2c <MX_GPIO_Init+0xec>)
 8000d8c:	f000 fc79 	bl	8001682 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000d96:	4826      	ldr	r0, [pc, #152]	; (8000e30 <MX_GPIO_Init+0xf0>)
 8000d98:	f000 fc73 	bl	8001682 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 8000d9c:	2313      	movs	r3, #19
 8000d9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da8:	f107 0308 	add.w	r3, r7, #8
 8000dac:	4619      	mov	r1, r3
 8000dae:	4820      	ldr	r0, [pc, #128]	; (8000e30 <MX_GPIO_Init+0xf0>)
 8000db0:	f000 facc 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pin : D12_Pin */
  GPIO_InitStruct.Pin = D12_Pin;
 8000db4:	2340      	movs	r3, #64	; 0x40
 8000db6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(D12_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	f107 0308 	add.w	r3, r7, #8
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	481a      	ldr	r0, [pc, #104]	; (8000e30 <MX_GPIO_Init+0xf0>)
 8000dc8:	f000 fac0 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4813      	ldr	r0, [pc, #76]	; (8000e2c <MX_GPIO_Init+0xec>)
 8000de0:	f000 fab4 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8000de4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000de8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2302      	movs	r3, #2
 8000df4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000df6:	f107 0308 	add.w	r3, r7, #8
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	480b      	ldr	r0, [pc, #44]	; (8000e2c <MX_GPIO_Init+0xec>)
 8000dfe:	f000 faa5 	bl	800134c <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8000e02:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000e06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2302      	movs	r3, #2
 8000e12:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e14:	f107 0308 	add.w	r3, r7, #8
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4805      	ldr	r0, [pc, #20]	; (8000e30 <MX_GPIO_Init+0xf0>)
 8000e1c:	f000 fa96 	bl	800134c <HAL_GPIO_Init>

}
 8000e20:	bf00      	nop
 8000e22:	3718      	adds	r7, #24
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40021000 	.word	0x40021000
 8000e2c:	40010c00 	.word	0x40010c00
 8000e30:	40010800 	.word	0x40010800

08000e34 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
	button_read();
 8000e3c:	f7ff f9b4 	bl	80001a8 <button_read>
	timerRun();
 8000e40:	f000 f842 	bl	8000ec8 <timerRun>
}
 8000e44:	bf00      	nop
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e50:	b672      	cpsid	i
}
 8000e52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <Error_Handler+0x8>
	...

08000e58 <setTimer1>:
int timer1_counter=0;
int timer1_flag=0;
int timer2_counter=0;
int timer2_flag=0;

void setTimer1(int duration){
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / CYCLE;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4a08      	ldr	r2, [pc, #32]	; (8000e84 <setTimer1+0x2c>)
 8000e64:	fb82 1203 	smull	r1, r2, r2, r3
 8000e68:	1092      	asrs	r2, r2, #2
 8000e6a:	17db      	asrs	r3, r3, #31
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <setTimer1+0x30>)
 8000e70:	6013      	str	r3, [r2, #0]
	timer1_flag=0;
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <setTimer1+0x34>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	66666667 	.word	0x66666667
 8000e88:	20000104 	.word	0x20000104
 8000e8c:	20000108 	.word	0x20000108

08000e90 <setTimer2>:

void setTimer2(int duration){
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / CYCLE;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a08      	ldr	r2, [pc, #32]	; (8000ebc <setTimer2+0x2c>)
 8000e9c:	fb82 1203 	smull	r1, r2, r2, r3
 8000ea0:	1092      	asrs	r2, r2, #2
 8000ea2:	17db      	asrs	r3, r3, #31
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	4a06      	ldr	r2, [pc, #24]	; (8000ec0 <setTimer2+0x30>)
 8000ea8:	6013      	str	r3, [r2, #0]
	timer2_flag=0;
 8000eaa:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <setTimer2+0x34>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop
 8000ebc:	66666667 	.word	0x66666667
 8000ec0:	2000010c 	.word	0x2000010c
 8000ec4:	20000110 	.word	0x20000110

08000ec8 <timerRun>:

void timerRun(){
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
	if(timer1_counter>0){
 8000ecc:	4b11      	ldr	r3, [pc, #68]	; (8000f14 <timerRun+0x4c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	dd0b      	ble.n	8000eec <timerRun+0x24>
		timer1_counter--;
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <timerRun+0x4c>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	4a0e      	ldr	r2, [pc, #56]	; (8000f14 <timerRun+0x4c>)
 8000edc:	6013      	str	r3, [r2, #0]
		if(timer1_counter<=0){
 8000ede:	4b0d      	ldr	r3, [pc, #52]	; (8000f14 <timerRun+0x4c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	dc02      	bgt.n	8000eec <timerRun+0x24>
			timer1_flag=1;
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <timerRun+0x50>)
 8000ee8:	2201      	movs	r2, #1
 8000eea:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter>0){
 8000eec:	4b0b      	ldr	r3, [pc, #44]	; (8000f1c <timerRun+0x54>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	dd0b      	ble.n	8000f0c <timerRun+0x44>
		timer2_counter--;
 8000ef4:	4b09      	ldr	r3, [pc, #36]	; (8000f1c <timerRun+0x54>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	3b01      	subs	r3, #1
 8000efa:	4a08      	ldr	r2, [pc, #32]	; (8000f1c <timerRun+0x54>)
 8000efc:	6013      	str	r3, [r2, #0]
		if(timer2_counter<=0){
 8000efe:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <timerRun+0x54>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	dc02      	bgt.n	8000f0c <timerRun+0x44>
			timer2_flag=1;
 8000f06:	4b06      	ldr	r3, [pc, #24]	; (8000f20 <timerRun+0x58>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	20000104 	.word	0x20000104
 8000f18:	20000108 	.word	0x20000108
 8000f1c:	2000010c 	.word	0x2000010c
 8000f20:	20000110 	.word	0x20000110

08000f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f2a:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <HAL_MspInit+0x40>)
 8000f2c:	699b      	ldr	r3, [r3, #24]
 8000f2e:	4a0d      	ldr	r2, [pc, #52]	; (8000f64 <HAL_MspInit+0x40>)
 8000f30:	f043 0301 	orr.w	r3, r3, #1
 8000f34:	6193      	str	r3, [r2, #24]
 8000f36:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <HAL_MspInit+0x40>)
 8000f38:	699b      	ldr	r3, [r3, #24]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	607b      	str	r3, [r7, #4]
 8000f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f42:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <HAL_MspInit+0x40>)
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	4a07      	ldr	r2, [pc, #28]	; (8000f64 <HAL_MspInit+0x40>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f4c:	61d3      	str	r3, [r2, #28]
 8000f4e:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <HAL_MspInit+0x40>)
 8000f50:	69db      	ldr	r3, [r3, #28]
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr
 8000f64:	40021000 	.word	0x40021000

08000f68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f78:	d113      	bne.n	8000fa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f7a:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	4a0b      	ldr	r2, [pc, #44]	; (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f80:	f043 0301 	orr.w	r3, r3, #1
 8000f84:	61d3      	str	r3, [r2, #28]
 8000f86:	4b09      	ldr	r3, [pc, #36]	; (8000fac <HAL_TIM_Base_MspInit+0x44>)
 8000f88:	69db      	ldr	r3, [r3, #28]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2100      	movs	r1, #0
 8000f96:	201c      	movs	r0, #28
 8000f98:	f000 f9a1 	bl	80012de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f9c:	201c      	movs	r0, #28
 8000f9e:	f000 f9ba 	bl	8001316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000fa2:	bf00      	nop
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <NMI_Handler+0x4>

08000fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <HardFault_Handler+0x4>

08000fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <MemManage_Handler+0x4>

08000fc2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <BusFault_Handler+0x4>

08000fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <UsageFault_Handler+0x4>

08000fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr

08000fda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc80      	pop	{r7}
 8000fe4:	4770      	bx	lr

08000fe6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bc80      	pop	{r7}
 8000ff0:	4770      	bx	lr

08000ff2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff6:	f000 f87f 	bl	80010f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <TIM2_IRQHandler+0x10>)
 8001006:	f000 ffdf 	bl	8001fc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	200000bc 	.word	0x200000bc

08001014 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	bc80      	pop	{r7}
 800101e:	4770      	bx	lr

08001020 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001020:	480c      	ldr	r0, [pc, #48]	; (8001054 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001022:	490d      	ldr	r1, [pc, #52]	; (8001058 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001024:	4a0d      	ldr	r2, [pc, #52]	; (800105c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001028:	e002      	b.n	8001030 <LoopCopyDataInit>

0800102a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800102a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800102c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102e:	3304      	adds	r3, #4

08001030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001034:	d3f9      	bcc.n	800102a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001036:	4a0a      	ldr	r2, [pc, #40]	; (8001060 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001038:	4c0a      	ldr	r4, [pc, #40]	; (8001064 <LoopFillZerobss+0x22>)
  movs r3, #0
 800103a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800103c:	e001      	b.n	8001042 <LoopFillZerobss>

0800103e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001040:	3204      	adds	r2, #4

08001042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001044:	d3fb      	bcc.n	800103e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001046:	f7ff ffe5 	bl	8001014 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800104a:	f001 fb15 	bl	8002678 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800104e:	f7ff fdcd 	bl	8000bec <main>
  bx lr
 8001052:	4770      	bx	lr
  ldr r0, =_sdata
 8001054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001058:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 800105c:	08002710 	.word	0x08002710
  ldr r2, =_sbss
 8001060:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001064:	20000118 	.word	0x20000118

08001068 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001068:	e7fe      	b.n	8001068 <ADC1_2_IRQHandler>
	...

0800106c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <HAL_Init+0x28>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a07      	ldr	r2, [pc, #28]	; (8001094 <HAL_Init+0x28>)
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800107c:	2003      	movs	r0, #3
 800107e:	f000 f923 	bl	80012c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001082:	200f      	movs	r0, #15
 8001084:	f000 f808 	bl	8001098 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001088:	f7ff ff4c 	bl	8000f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	4618      	mov	r0, r3
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40022000 	.word	0x40022000

08001098 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <HAL_InitTick+0x54>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <HAL_InitTick+0x58>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80010b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f000 f93b 	bl	8001332 <HAL_SYSTICK_Config>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e00e      	b.n	80010e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b0f      	cmp	r3, #15
 80010ca:	d80a      	bhi.n	80010e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010cc:	2200      	movs	r2, #0
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f000 f903 	bl	80012de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010d8:	4a06      	ldr	r2, [pc, #24]	; (80010f4 <HAL_InitTick+0x5c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010de:	2300      	movs	r3, #0
 80010e0:	e000      	b.n	80010e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
}
 80010e4:	4618      	mov	r0, r3
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	2000001c 	.word	0x2000001c
 80010f0:	20000024 	.word	0x20000024
 80010f4:	20000020 	.word	0x20000020

080010f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_IncTick+0x1c>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	461a      	mov	r2, r3
 8001102:	4b05      	ldr	r3, [pc, #20]	; (8001118 <HAL_IncTick+0x20>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4413      	add	r3, r2
 8001108:	4a03      	ldr	r2, [pc, #12]	; (8001118 <HAL_IncTick+0x20>)
 800110a:	6013      	str	r3, [r2, #0]
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	20000024 	.word	0x20000024
 8001118:	20000114 	.word	0x20000114

0800111c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  return uwTick;
 8001120:	4b02      	ldr	r3, [pc, #8]	; (800112c <HAL_GetTick+0x10>)
 8001122:	681b      	ldr	r3, [r3, #0]
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	20000114 	.word	0x20000114

08001130 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001130:	b480      	push	{r7}
 8001132:	b085      	sub	sp, #20
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <__NVIC_SetPriorityGrouping+0x44>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800114c:	4013      	ands	r3, r2
 800114e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800115c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001160:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001162:	4a04      	ldr	r2, [pc, #16]	; (8001174 <__NVIC_SetPriorityGrouping+0x44>)
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	60d3      	str	r3, [r2, #12]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	bc80      	pop	{r7}
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800117c:	4b04      	ldr	r3, [pc, #16]	; (8001190 <__NVIC_GetPriorityGrouping+0x18>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	0a1b      	lsrs	r3, r3, #8
 8001182:	f003 0307 	and.w	r3, r3, #7
}
 8001186:	4618      	mov	r0, r3
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000ed00 	.word	0xe000ed00

08001194 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	db0b      	blt.n	80011be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	f003 021f 	and.w	r2, r3, #31
 80011ac:	4906      	ldr	r1, [pc, #24]	; (80011c8 <__NVIC_EnableIRQ+0x34>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	095b      	lsrs	r3, r3, #5
 80011b4:	2001      	movs	r0, #1
 80011b6:	fa00 f202 	lsl.w	r2, r0, r2
 80011ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011be:	bf00      	nop
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr
 80011c8:	e000e100 	.word	0xe000e100

080011cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	6039      	str	r1, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	db0a      	blt.n	80011f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	b2da      	uxtb	r2, r3
 80011e4:	490c      	ldr	r1, [pc, #48]	; (8001218 <__NVIC_SetPriority+0x4c>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	0112      	lsls	r2, r2, #4
 80011ec:	b2d2      	uxtb	r2, r2
 80011ee:	440b      	add	r3, r1
 80011f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011f4:	e00a      	b.n	800120c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	b2da      	uxtb	r2, r3
 80011fa:	4908      	ldr	r1, [pc, #32]	; (800121c <__NVIC_SetPriority+0x50>)
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	3b04      	subs	r3, #4
 8001204:	0112      	lsls	r2, r2, #4
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	440b      	add	r3, r1
 800120a:	761a      	strb	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001220:	b480      	push	{r7}
 8001222:	b089      	sub	sp, #36	; 0x24
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001234:	69fb      	ldr	r3, [r7, #28]
 8001236:	f1c3 0307 	rsb	r3, r3, #7
 800123a:	2b04      	cmp	r3, #4
 800123c:	bf28      	it	cs
 800123e:	2304      	movcs	r3, #4
 8001240:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	3304      	adds	r3, #4
 8001246:	2b06      	cmp	r3, #6
 8001248:	d902      	bls.n	8001250 <NVIC_EncodePriority+0x30>
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	3b03      	subs	r3, #3
 800124e:	e000      	b.n	8001252 <NVIC_EncodePriority+0x32>
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001254:	f04f 32ff 	mov.w	r2, #4294967295
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43da      	mvns	r2, r3
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	401a      	ands	r2, r3
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001268:	f04f 31ff 	mov.w	r1, #4294967295
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	fa01 f303 	lsl.w	r3, r1, r3
 8001272:	43d9      	mvns	r1, r3
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001278:	4313      	orrs	r3, r2
         );
}
 800127a:	4618      	mov	r0, r3
 800127c:	3724      	adds	r7, #36	; 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3b01      	subs	r3, #1
 8001290:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001294:	d301      	bcc.n	800129a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001296:	2301      	movs	r3, #1
 8001298:	e00f      	b.n	80012ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800129a:	4a0a      	ldr	r2, [pc, #40]	; (80012c4 <SysTick_Config+0x40>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	3b01      	subs	r3, #1
 80012a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012a2:	210f      	movs	r1, #15
 80012a4:	f04f 30ff 	mov.w	r0, #4294967295
 80012a8:	f7ff ff90 	bl	80011cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <SysTick_Config+0x40>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012b2:	4b04      	ldr	r3, [pc, #16]	; (80012c4 <SysTick_Config+0x40>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	e000e010 	.word	0xe000e010

080012c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012d0:	6878      	ldr	r0, [r7, #4]
 80012d2:	f7ff ff2d 	bl	8001130 <__NVIC_SetPriorityGrouping>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012de:	b580      	push	{r7, lr}
 80012e0:	b086      	sub	sp, #24
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	4603      	mov	r3, r0
 80012e6:	60b9      	str	r1, [r7, #8]
 80012e8:	607a      	str	r2, [r7, #4]
 80012ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80012ec:	2300      	movs	r3, #0
 80012ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012f0:	f7ff ff42 	bl	8001178 <__NVIC_GetPriorityGrouping>
 80012f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	68b9      	ldr	r1, [r7, #8]
 80012fa:	6978      	ldr	r0, [r7, #20]
 80012fc:	f7ff ff90 	bl	8001220 <NVIC_EncodePriority>
 8001300:	4602      	mov	r2, r0
 8001302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001306:	4611      	mov	r1, r2
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff5f 	bl	80011cc <__NVIC_SetPriority>
}
 800130e:	bf00      	nop
 8001310:	3718      	adds	r7, #24
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	4603      	mov	r3, r0
 800131e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001320:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff ff35 	bl	8001194 <__NVIC_EnableIRQ>
}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f7ff ffa2 	bl	8001284 <SysTick_Config>
 8001340:	4603      	mov	r3, r0
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800134c:	b480      	push	{r7}
 800134e:	b08b      	sub	sp, #44	; 0x2c
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001356:	2300      	movs	r3, #0
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800135e:	e169      	b.n	8001634 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001360:	2201      	movs	r2, #1
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	69fa      	ldr	r2, [r7, #28]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001374:	69ba      	ldr	r2, [r7, #24]
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	429a      	cmp	r2, r3
 800137a:	f040 8158 	bne.w	800162e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	4a9a      	ldr	r2, [pc, #616]	; (80015ec <HAL_GPIO_Init+0x2a0>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d05e      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
 8001388:	4a98      	ldr	r2, [pc, #608]	; (80015ec <HAL_GPIO_Init+0x2a0>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d875      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 800138e:	4a98      	ldr	r2, [pc, #608]	; (80015f0 <HAL_GPIO_Init+0x2a4>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d058      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
 8001394:	4a96      	ldr	r2, [pc, #600]	; (80015f0 <HAL_GPIO_Init+0x2a4>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d86f      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 800139a:	4a96      	ldr	r2, [pc, #600]	; (80015f4 <HAL_GPIO_Init+0x2a8>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d052      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
 80013a0:	4a94      	ldr	r2, [pc, #592]	; (80015f4 <HAL_GPIO_Init+0x2a8>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d869      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 80013a6:	4a94      	ldr	r2, [pc, #592]	; (80015f8 <HAL_GPIO_Init+0x2ac>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d04c      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
 80013ac:	4a92      	ldr	r2, [pc, #584]	; (80015f8 <HAL_GPIO_Init+0x2ac>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d863      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 80013b2:	4a92      	ldr	r2, [pc, #584]	; (80015fc <HAL_GPIO_Init+0x2b0>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d046      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
 80013b8:	4a90      	ldr	r2, [pc, #576]	; (80015fc <HAL_GPIO_Init+0x2b0>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d85d      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 80013be:	2b12      	cmp	r3, #18
 80013c0:	d82a      	bhi.n	8001418 <HAL_GPIO_Init+0xcc>
 80013c2:	2b12      	cmp	r3, #18
 80013c4:	d859      	bhi.n	800147a <HAL_GPIO_Init+0x12e>
 80013c6:	a201      	add	r2, pc, #4	; (adr r2, 80013cc <HAL_GPIO_Init+0x80>)
 80013c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013cc:	08001447 	.word	0x08001447
 80013d0:	08001421 	.word	0x08001421
 80013d4:	08001433 	.word	0x08001433
 80013d8:	08001475 	.word	0x08001475
 80013dc:	0800147b 	.word	0x0800147b
 80013e0:	0800147b 	.word	0x0800147b
 80013e4:	0800147b 	.word	0x0800147b
 80013e8:	0800147b 	.word	0x0800147b
 80013ec:	0800147b 	.word	0x0800147b
 80013f0:	0800147b 	.word	0x0800147b
 80013f4:	0800147b 	.word	0x0800147b
 80013f8:	0800147b 	.word	0x0800147b
 80013fc:	0800147b 	.word	0x0800147b
 8001400:	0800147b 	.word	0x0800147b
 8001404:	0800147b 	.word	0x0800147b
 8001408:	0800147b 	.word	0x0800147b
 800140c:	0800147b 	.word	0x0800147b
 8001410:	08001429 	.word	0x08001429
 8001414:	0800143d 	.word	0x0800143d
 8001418:	4a79      	ldr	r2, [pc, #484]	; (8001600 <HAL_GPIO_Init+0x2b4>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d013      	beq.n	8001446 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800141e:	e02c      	b.n	800147a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	623b      	str	r3, [r7, #32]
          break;
 8001426:	e029      	b.n	800147c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	3304      	adds	r3, #4
 800142e:	623b      	str	r3, [r7, #32]
          break;
 8001430:	e024      	b.n	800147c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	3308      	adds	r3, #8
 8001438:	623b      	str	r3, [r7, #32]
          break;
 800143a:	e01f      	b.n	800147c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	330c      	adds	r3, #12
 8001442:	623b      	str	r3, [r7, #32]
          break;
 8001444:	e01a      	b.n	800147c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800144e:	2304      	movs	r3, #4
 8001450:	623b      	str	r3, [r7, #32]
          break;
 8001452:	e013      	b.n	800147c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d105      	bne.n	8001468 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800145c:	2308      	movs	r3, #8
 800145e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69fa      	ldr	r2, [r7, #28]
 8001464:	611a      	str	r2, [r3, #16]
          break;
 8001466:	e009      	b.n	800147c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001468:	2308      	movs	r3, #8
 800146a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	69fa      	ldr	r2, [r7, #28]
 8001470:	615a      	str	r2, [r3, #20]
          break;
 8001472:	e003      	b.n	800147c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001474:	2300      	movs	r3, #0
 8001476:	623b      	str	r3, [r7, #32]
          break;
 8001478:	e000      	b.n	800147c <HAL_GPIO_Init+0x130>
          break;
 800147a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	2bff      	cmp	r3, #255	; 0xff
 8001480:	d801      	bhi.n	8001486 <HAL_GPIO_Init+0x13a>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	e001      	b.n	800148a <HAL_GPIO_Init+0x13e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	3304      	adds	r3, #4
 800148a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	2bff      	cmp	r3, #255	; 0xff
 8001490:	d802      	bhi.n	8001498 <HAL_GPIO_Init+0x14c>
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	e002      	b.n	800149e <HAL_GPIO_Init+0x152>
 8001498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149a:	3b08      	subs	r3, #8
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	210f      	movs	r1, #15
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ac:	43db      	mvns	r3, r3
 80014ae:	401a      	ands	r2, r3
 80014b0:	6a39      	ldr	r1, [r7, #32]
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	fa01 f303 	lsl.w	r3, r1, r3
 80014b8:	431a      	orrs	r2, r3
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 80b1 	beq.w	800162e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014cc:	4b4d      	ldr	r3, [pc, #308]	; (8001604 <HAL_GPIO_Init+0x2b8>)
 80014ce:	699b      	ldr	r3, [r3, #24]
 80014d0:	4a4c      	ldr	r2, [pc, #304]	; (8001604 <HAL_GPIO_Init+0x2b8>)
 80014d2:	f043 0301 	orr.w	r3, r3, #1
 80014d6:	6193      	str	r3, [r2, #24]
 80014d8:	4b4a      	ldr	r3, [pc, #296]	; (8001604 <HAL_GPIO_Init+0x2b8>)
 80014da:	699b      	ldr	r3, [r3, #24]
 80014dc:	f003 0301 	and.w	r3, r3, #1
 80014e0:	60bb      	str	r3, [r7, #8]
 80014e2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014e4:	4a48      	ldr	r2, [pc, #288]	; (8001608 <HAL_GPIO_Init+0x2bc>)
 80014e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e8:	089b      	lsrs	r3, r3, #2
 80014ea:	3302      	adds	r3, #2
 80014ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	220f      	movs	r2, #15
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	43db      	mvns	r3, r3
 8001502:	68fa      	ldr	r2, [r7, #12]
 8001504:	4013      	ands	r3, r2
 8001506:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a40      	ldr	r2, [pc, #256]	; (800160c <HAL_GPIO_Init+0x2c0>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d013      	beq.n	8001538 <HAL_GPIO_Init+0x1ec>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a3f      	ldr	r2, [pc, #252]	; (8001610 <HAL_GPIO_Init+0x2c4>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d00d      	beq.n	8001534 <HAL_GPIO_Init+0x1e8>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a3e      	ldr	r2, [pc, #248]	; (8001614 <HAL_GPIO_Init+0x2c8>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d007      	beq.n	8001530 <HAL_GPIO_Init+0x1e4>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a3d      	ldr	r2, [pc, #244]	; (8001618 <HAL_GPIO_Init+0x2cc>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d101      	bne.n	800152c <HAL_GPIO_Init+0x1e0>
 8001528:	2303      	movs	r3, #3
 800152a:	e006      	b.n	800153a <HAL_GPIO_Init+0x1ee>
 800152c:	2304      	movs	r3, #4
 800152e:	e004      	b.n	800153a <HAL_GPIO_Init+0x1ee>
 8001530:	2302      	movs	r3, #2
 8001532:	e002      	b.n	800153a <HAL_GPIO_Init+0x1ee>
 8001534:	2301      	movs	r3, #1
 8001536:	e000      	b.n	800153a <HAL_GPIO_Init+0x1ee>
 8001538:	2300      	movs	r3, #0
 800153a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800153c:	f002 0203 	and.w	r2, r2, #3
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	4093      	lsls	r3, r2
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	4313      	orrs	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800154a:	492f      	ldr	r1, [pc, #188]	; (8001608 <HAL_GPIO_Init+0x2bc>)
 800154c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154e:	089b      	lsrs	r3, r3, #2
 8001550:	3302      	adds	r3, #2
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001560:	2b00      	cmp	r3, #0
 8001562:	d006      	beq.n	8001572 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001564:	4b2d      	ldr	r3, [pc, #180]	; (800161c <HAL_GPIO_Init+0x2d0>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	492c      	ldr	r1, [pc, #176]	; (800161c <HAL_GPIO_Init+0x2d0>)
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	4313      	orrs	r3, r2
 800156e:	600b      	str	r3, [r1, #0]
 8001570:	e006      	b.n	8001580 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001572:	4b2a      	ldr	r3, [pc, #168]	; (800161c <HAL_GPIO_Init+0x2d0>)
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	69bb      	ldr	r3, [r7, #24]
 8001578:	43db      	mvns	r3, r3
 800157a:	4928      	ldr	r1, [pc, #160]	; (800161c <HAL_GPIO_Init+0x2d0>)
 800157c:	4013      	ands	r3, r2
 800157e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d006      	beq.n	800159a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800158c:	4b23      	ldr	r3, [pc, #140]	; (800161c <HAL_GPIO_Init+0x2d0>)
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	4922      	ldr	r1, [pc, #136]	; (800161c <HAL_GPIO_Init+0x2d0>)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	4313      	orrs	r3, r2
 8001596:	604b      	str	r3, [r1, #4]
 8001598:	e006      	b.n	80015a8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800159a:	4b20      	ldr	r3, [pc, #128]	; (800161c <HAL_GPIO_Init+0x2d0>)
 800159c:	685a      	ldr	r2, [r3, #4]
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	43db      	mvns	r3, r3
 80015a2:	491e      	ldr	r1, [pc, #120]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d006      	beq.n	80015c2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015b4:	4b19      	ldr	r3, [pc, #100]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015b6:	689a      	ldr	r2, [r3, #8]
 80015b8:	4918      	ldr	r1, [pc, #96]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	608b      	str	r3, [r1, #8]
 80015c0:	e006      	b.n	80015d0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	43db      	mvns	r3, r3
 80015ca:	4914      	ldr	r1, [pc, #80]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015cc:	4013      	ands	r3, r2
 80015ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d021      	beq.n	8001620 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015dc:	4b0f      	ldr	r3, [pc, #60]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015de:	68da      	ldr	r2, [r3, #12]
 80015e0:	490e      	ldr	r1, [pc, #56]	; (800161c <HAL_GPIO_Init+0x2d0>)
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	60cb      	str	r3, [r1, #12]
 80015e8:	e021      	b.n	800162e <HAL_GPIO_Init+0x2e2>
 80015ea:	bf00      	nop
 80015ec:	10320000 	.word	0x10320000
 80015f0:	10310000 	.word	0x10310000
 80015f4:	10220000 	.word	0x10220000
 80015f8:	10210000 	.word	0x10210000
 80015fc:	10120000 	.word	0x10120000
 8001600:	10110000 	.word	0x10110000
 8001604:	40021000 	.word	0x40021000
 8001608:	40010000 	.word	0x40010000
 800160c:	40010800 	.word	0x40010800
 8001610:	40010c00 	.word	0x40010c00
 8001614:	40011000 	.word	0x40011000
 8001618:	40011400 	.word	0x40011400
 800161c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <HAL_GPIO_Init+0x304>)
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	43db      	mvns	r3, r3
 8001628:	4909      	ldr	r1, [pc, #36]	; (8001650 <HAL_GPIO_Init+0x304>)
 800162a:	4013      	ands	r3, r2
 800162c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800162e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001630:	3301      	adds	r3, #1
 8001632:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800163a:	fa22 f303 	lsr.w	r3, r2, r3
 800163e:	2b00      	cmp	r3, #0
 8001640:	f47f ae8e 	bne.w	8001360 <HAL_GPIO_Init+0x14>
  }
}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	372c      	adds	r7, #44	; 0x2c
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr
 8001650:	40010400 	.word	0x40010400

08001654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001654:	b480      	push	{r7}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	460b      	mov	r3, r1
 800165e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	887b      	ldrh	r3, [r7, #2]
 8001666:	4013      	ands	r3, r2
 8001668:	2b00      	cmp	r3, #0
 800166a:	d002      	beq.n	8001672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800166c:	2301      	movs	r3, #1
 800166e:	73fb      	strb	r3, [r7, #15]
 8001670:	e001      	b.n	8001676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001676:	7bfb      	ldrb	r3, [r7, #15]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3714      	adds	r7, #20
 800167c:	46bd      	mov	sp, r7
 800167e:	bc80      	pop	{r7}
 8001680:	4770      	bx	lr

08001682 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001682:	b480      	push	{r7}
 8001684:	b083      	sub	sp, #12
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
 800168a:	460b      	mov	r3, r1
 800168c:	807b      	strh	r3, [r7, #2]
 800168e:	4613      	mov	r3, r2
 8001690:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001692:	787b      	ldrb	r3, [r7, #1]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d003      	beq.n	80016a0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001698:	887a      	ldrh	r2, [r7, #2]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800169e:	e003      	b.n	80016a8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	041a      	lsls	r2, r3, #16
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	611a      	str	r2, [r3, #16]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr
	...

080016b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e272      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 8087 	beq.w	80017e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016d4:	4b92      	ldr	r3, [pc, #584]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 030c 	and.w	r3, r3, #12
 80016dc:	2b04      	cmp	r3, #4
 80016de:	d00c      	beq.n	80016fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016e0:	4b8f      	ldr	r3, [pc, #572]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	f003 030c 	and.w	r3, r3, #12
 80016e8:	2b08      	cmp	r3, #8
 80016ea:	d112      	bne.n	8001712 <HAL_RCC_OscConfig+0x5e>
 80016ec:	4b8c      	ldr	r3, [pc, #560]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f8:	d10b      	bne.n	8001712 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016fa:	4b89      	ldr	r3, [pc, #548]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d06c      	beq.n	80017e0 <HAL_RCC_OscConfig+0x12c>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d168      	bne.n	80017e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e24c      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800171a:	d106      	bne.n	800172a <HAL_RCC_OscConfig+0x76>
 800171c:	4b80      	ldr	r3, [pc, #512]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a7f      	ldr	r2, [pc, #508]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	e02e      	b.n	8001788 <HAL_RCC_OscConfig+0xd4>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d10c      	bne.n	800174c <HAL_RCC_OscConfig+0x98>
 8001732:	4b7b      	ldr	r3, [pc, #492]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a7a      	ldr	r2, [pc, #488]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001738:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	4b78      	ldr	r3, [pc, #480]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a77      	ldr	r2, [pc, #476]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001744:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e01d      	b.n	8001788 <HAL_RCC_OscConfig+0xd4>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001754:	d10c      	bne.n	8001770 <HAL_RCC_OscConfig+0xbc>
 8001756:	4b72      	ldr	r3, [pc, #456]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a71      	ldr	r2, [pc, #452]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800175c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	4b6f      	ldr	r3, [pc, #444]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a6e      	ldr	r2, [pc, #440]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001768:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800176c:	6013      	str	r3, [r2, #0]
 800176e:	e00b      	b.n	8001788 <HAL_RCC_OscConfig+0xd4>
 8001770:	4b6b      	ldr	r3, [pc, #428]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a6a      	ldr	r2, [pc, #424]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	4b68      	ldr	r3, [pc, #416]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a67      	ldr	r2, [pc, #412]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001782:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001786:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d013      	beq.n	80017b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001790:	f7ff fcc4 	bl	800111c <HAL_GetTick>
 8001794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001796:	e008      	b.n	80017aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001798:	f7ff fcc0 	bl	800111c <HAL_GetTick>
 800179c:	4602      	mov	r2, r0
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	2b64      	cmp	r3, #100	; 0x64
 80017a4:	d901      	bls.n	80017aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017a6:	2303      	movs	r3, #3
 80017a8:	e200      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017aa:	4b5d      	ldr	r3, [pc, #372]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d0f0      	beq.n	8001798 <HAL_RCC_OscConfig+0xe4>
 80017b6:	e014      	b.n	80017e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017b8:	f7ff fcb0 	bl	800111c <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c0:	f7ff fcac 	bl	800111c <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b64      	cmp	r3, #100	; 0x64
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e1ec      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017d2:	4b53      	ldr	r3, [pc, #332]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d1f0      	bne.n	80017c0 <HAL_RCC_OscConfig+0x10c>
 80017de:	e000      	b.n	80017e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d063      	beq.n	80018b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ee:	4b4c      	ldr	r3, [pc, #304]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 030c 	and.w	r3, r3, #12
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00b      	beq.n	8001812 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017fa:	4b49      	ldr	r3, [pc, #292]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	2b08      	cmp	r3, #8
 8001804:	d11c      	bne.n	8001840 <HAL_RCC_OscConfig+0x18c>
 8001806:	4b46      	ldr	r3, [pc, #280]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d116      	bne.n	8001840 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001812:	4b43      	ldr	r3, [pc, #268]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d005      	beq.n	800182a <HAL_RCC_OscConfig+0x176>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	691b      	ldr	r3, [r3, #16]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d001      	beq.n	800182a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e1c0      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800182a:	4b3d      	ldr	r3, [pc, #244]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	4939      	ldr	r1, [pc, #228]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800183a:	4313      	orrs	r3, r2
 800183c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800183e:	e03a      	b.n	80018b6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	691b      	ldr	r3, [r3, #16]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d020      	beq.n	800188a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001848:	4b36      	ldr	r3, [pc, #216]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800184a:	2201      	movs	r2, #1
 800184c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184e:	f7ff fc65 	bl	800111c <HAL_GetTick>
 8001852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001856:	f7ff fc61 	bl	800111c <HAL_GetTick>
 800185a:	4602      	mov	r2, r0
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e1a1      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001868:	4b2d      	ldr	r3, [pc, #180]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d0f0      	beq.n	8001856 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001874:	4b2a      	ldr	r3, [pc, #168]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	695b      	ldr	r3, [r3, #20]
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	4927      	ldr	r1, [pc, #156]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 8001884:	4313      	orrs	r3, r2
 8001886:	600b      	str	r3, [r1, #0]
 8001888:	e015      	b.n	80018b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <HAL_RCC_OscConfig+0x270>)
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001890:	f7ff fc44 	bl	800111c <HAL_GetTick>
 8001894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001896:	e008      	b.n	80018aa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001898:	f7ff fc40 	bl	800111c <HAL_GetTick>
 800189c:	4602      	mov	r2, r0
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	1ad3      	subs	r3, r2, r3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e180      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018aa:	4b1d      	ldr	r3, [pc, #116]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d1f0      	bne.n	8001898 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d03a      	beq.n	8001938 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d019      	beq.n	80018fe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018ca:	4b17      	ldr	r3, [pc, #92]	; (8001928 <HAL_RCC_OscConfig+0x274>)
 80018cc:	2201      	movs	r2, #1
 80018ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d0:	f7ff fc24 	bl	800111c <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018d8:	f7ff fc20 	bl	800111c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e160      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ea:	4b0d      	ldr	r3, [pc, #52]	; (8001920 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018f6:	2001      	movs	r0, #1
 80018f8:	f000 faa6 	bl	8001e48 <RCC_Delay>
 80018fc:	e01c      	b.n	8001938 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018fe:	4b0a      	ldr	r3, [pc, #40]	; (8001928 <HAL_RCC_OscConfig+0x274>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001904:	f7ff fc0a 	bl	800111c <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800190a:	e00f      	b.n	800192c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800190c:	f7ff fc06 	bl	800111c <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d908      	bls.n	800192c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e146      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
 800191e:	bf00      	nop
 8001920:	40021000 	.word	0x40021000
 8001924:	42420000 	.word	0x42420000
 8001928:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800192c:	4b92      	ldr	r3, [pc, #584]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 800192e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d1e9      	bne.n	800190c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	2b00      	cmp	r3, #0
 8001942:	f000 80a6 	beq.w	8001a92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001946:	2300      	movs	r3, #0
 8001948:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800194a:	4b8b      	ldr	r3, [pc, #556]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d10d      	bne.n	8001972 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001956:	4b88      	ldr	r3, [pc, #544]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	4a87      	ldr	r2, [pc, #540]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 800195c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001960:	61d3      	str	r3, [r2, #28]
 8001962:	4b85      	ldr	r3, [pc, #532]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001964:	69db      	ldr	r3, [r3, #28]
 8001966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800196a:	60bb      	str	r3, [r7, #8]
 800196c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800196e:	2301      	movs	r3, #1
 8001970:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001972:	4b82      	ldr	r3, [pc, #520]	; (8001b7c <HAL_RCC_OscConfig+0x4c8>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197a:	2b00      	cmp	r3, #0
 800197c:	d118      	bne.n	80019b0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800197e:	4b7f      	ldr	r3, [pc, #508]	; (8001b7c <HAL_RCC_OscConfig+0x4c8>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a7e      	ldr	r2, [pc, #504]	; (8001b7c <HAL_RCC_OscConfig+0x4c8>)
 8001984:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001988:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800198a:	f7ff fbc7 	bl	800111c <HAL_GetTick>
 800198e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001990:	e008      	b.n	80019a4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001992:	f7ff fbc3 	bl	800111c <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	2b64      	cmp	r3, #100	; 0x64
 800199e:	d901      	bls.n	80019a4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019a0:	2303      	movs	r3, #3
 80019a2:	e103      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019a4:	4b75      	ldr	r3, [pc, #468]	; (8001b7c <HAL_RCC_OscConfig+0x4c8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d0f0      	beq.n	8001992 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d106      	bne.n	80019c6 <HAL_RCC_OscConfig+0x312>
 80019b8:	4b6f      	ldr	r3, [pc, #444]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019ba:	6a1b      	ldr	r3, [r3, #32]
 80019bc:	4a6e      	ldr	r2, [pc, #440]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6213      	str	r3, [r2, #32]
 80019c4:	e02d      	b.n	8001a22 <HAL_RCC_OscConfig+0x36e>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10c      	bne.n	80019e8 <HAL_RCC_OscConfig+0x334>
 80019ce:	4b6a      	ldr	r3, [pc, #424]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019d0:	6a1b      	ldr	r3, [r3, #32]
 80019d2:	4a69      	ldr	r2, [pc, #420]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019d4:	f023 0301 	bic.w	r3, r3, #1
 80019d8:	6213      	str	r3, [r2, #32]
 80019da:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019dc:	6a1b      	ldr	r3, [r3, #32]
 80019de:	4a66      	ldr	r2, [pc, #408]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019e0:	f023 0304 	bic.w	r3, r3, #4
 80019e4:	6213      	str	r3, [r2, #32]
 80019e6:	e01c      	b.n	8001a22 <HAL_RCC_OscConfig+0x36e>
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2b05      	cmp	r3, #5
 80019ee:	d10c      	bne.n	8001a0a <HAL_RCC_OscConfig+0x356>
 80019f0:	4b61      	ldr	r3, [pc, #388]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019f2:	6a1b      	ldr	r3, [r3, #32]
 80019f4:	4a60      	ldr	r2, [pc, #384]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019f6:	f043 0304 	orr.w	r3, r3, #4
 80019fa:	6213      	str	r3, [r2, #32]
 80019fc:	4b5e      	ldr	r3, [pc, #376]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	4a5d      	ldr	r2, [pc, #372]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a02:	f043 0301 	orr.w	r3, r3, #1
 8001a06:	6213      	str	r3, [r2, #32]
 8001a08:	e00b      	b.n	8001a22 <HAL_RCC_OscConfig+0x36e>
 8001a0a:	4b5b      	ldr	r3, [pc, #364]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	4a5a      	ldr	r2, [pc, #360]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	f023 0301 	bic.w	r3, r3, #1
 8001a14:	6213      	str	r3, [r2, #32]
 8001a16:	4b58      	ldr	r3, [pc, #352]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	4a57      	ldr	r2, [pc, #348]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	f023 0304 	bic.w	r3, r3, #4
 8001a20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d015      	beq.n	8001a56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a2a:	f7ff fb77 	bl	800111c <HAL_GetTick>
 8001a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a30:	e00a      	b.n	8001a48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a32:	f7ff fb73 	bl	800111c <HAL_GetTick>
 8001a36:	4602      	mov	r2, r0
 8001a38:	693b      	ldr	r3, [r7, #16]
 8001a3a:	1ad3      	subs	r3, r2, r3
 8001a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d901      	bls.n	8001a48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a44:	2303      	movs	r3, #3
 8001a46:	e0b1      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a48:	4b4b      	ldr	r3, [pc, #300]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a4a:	6a1b      	ldr	r3, [r3, #32]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0ee      	beq.n	8001a32 <HAL_RCC_OscConfig+0x37e>
 8001a54:	e014      	b.n	8001a80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a56:	f7ff fb61 	bl	800111c <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a5c:	e00a      	b.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a5e:	f7ff fb5d 	bl	800111c <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e09b      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a74:	4b40      	ldr	r3, [pc, #256]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a76:	6a1b      	ldr	r3, [r3, #32]
 8001a78:	f003 0302 	and.w	r3, r3, #2
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1ee      	bne.n	8001a5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a80:	7dfb      	ldrb	r3, [r7, #23]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d105      	bne.n	8001a92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a86:	4b3c      	ldr	r3, [pc, #240]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	4a3b      	ldr	r2, [pc, #236]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	f000 8087 	beq.w	8001baa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a9c:	4b36      	ldr	r3, [pc, #216]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 030c 	and.w	r3, r3, #12
 8001aa4:	2b08      	cmp	r3, #8
 8001aa6:	d061      	beq.n	8001b6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d146      	bne.n	8001b3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ab0:	4b33      	ldr	r3, [pc, #204]	; (8001b80 <HAL_RCC_OscConfig+0x4cc>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab6:	f7ff fb31 	bl	800111c <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001abc:	e008      	b.n	8001ad0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001abe:	f7ff fb2d 	bl	800111c <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	2b02      	cmp	r3, #2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e06d      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad0:	4b29      	ldr	r3, [pc, #164]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1f0      	bne.n	8001abe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a1b      	ldr	r3, [r3, #32]
 8001ae0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae4:	d108      	bne.n	8001af8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ae6:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	4921      	ldr	r1, [pc, #132]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001af8:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a19      	ldr	r1, [r3, #32]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	430b      	orrs	r3, r1
 8001b0a:	491b      	ldr	r1, [pc, #108]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b10:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <HAL_RCC_OscConfig+0x4cc>)
 8001b12:	2201      	movs	r2, #1
 8001b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b16:	f7ff fb01 	bl	800111c <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1e:	f7ff fafd 	bl	800111c <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e03d      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0f0      	beq.n	8001b1e <HAL_RCC_OscConfig+0x46a>
 8001b3c:	e035      	b.n	8001baa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <HAL_RCC_OscConfig+0x4cc>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b44:	f7ff faea 	bl	800111c <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b4c:	f7ff fae6 	bl	800111c <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e026      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b5e:	4b06      	ldr	r3, [pc, #24]	; (8001b78 <HAL_RCC_OscConfig+0x4c4>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f0      	bne.n	8001b4c <HAL_RCC_OscConfig+0x498>
 8001b6a:	e01e      	b.n	8001baa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	69db      	ldr	r3, [r3, #28]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d107      	bne.n	8001b84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e019      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40007000 	.word	0x40007000
 8001b80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b84:	4b0b      	ldr	r3, [pc, #44]	; (8001bb4 <HAL_RCC_OscConfig+0x500>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6a1b      	ldr	r3, [r3, #32]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d106      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	d001      	beq.n	8001baa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e000      	b.n	8001bac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3718      	adds	r7, #24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40021000 	.word	0x40021000

08001bb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e0d0      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bcc:	4b6a      	ldr	r3, [pc, #424]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d910      	bls.n	8001bfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 0207 	bic.w	r2, r3, #7
 8001be2:	4965      	ldr	r1, [pc, #404]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bea:	4b63      	ldr	r3, [pc, #396]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d001      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e0b8      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d020      	beq.n	8001c4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0304 	and.w	r3, r3, #4
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d005      	beq.n	8001c20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c14:	4b59      	ldr	r3, [pc, #356]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4a58      	ldr	r2, [pc, #352]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0308 	and.w	r3, r3, #8
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c2c:	4b53      	ldr	r3, [pc, #332]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	4a52      	ldr	r2, [pc, #328]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c38:	4b50      	ldr	r3, [pc, #320]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	494d      	ldr	r1, [pc, #308]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d040      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d107      	bne.n	8001c6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	4b47      	ldr	r3, [pc, #284]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d115      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e07f      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d107      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c76:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d109      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e073      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c86:	4b3d      	ldr	r3, [pc, #244]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e06b      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c96:	4b39      	ldr	r3, [pc, #228]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f023 0203 	bic.w	r2, r3, #3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	4936      	ldr	r1, [pc, #216]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ca8:	f7ff fa38 	bl	800111c <HAL_GetTick>
 8001cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cae:	e00a      	b.n	8001cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb0:	f7ff fa34 	bl	800111c <HAL_GetTick>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	1ad3      	subs	r3, r2, r3
 8001cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e053      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cc6:	4b2d      	ldr	r3, [pc, #180]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 020c 	and.w	r2, r3, #12
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d1eb      	bne.n	8001cb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cd8:	4b27      	ldr	r3, [pc, #156]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0307 	and.w	r3, r3, #7
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d210      	bcs.n	8001d08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ce6:	4b24      	ldr	r3, [pc, #144]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f023 0207 	bic.w	r2, r3, #7
 8001cee:	4922      	ldr	r1, [pc, #136]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cf6:	4b20      	ldr	r3, [pc, #128]	; (8001d78 <HAL_RCC_ClockConfig+0x1c0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	683a      	ldr	r2, [r7, #0]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d001      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e032      	b.n	8001d6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d008      	beq.n	8001d26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d14:	4b19      	ldr	r3, [pc, #100]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	4916      	ldr	r1, [pc, #88]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0308 	and.w	r3, r3, #8
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d009      	beq.n	8001d46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d32:	4b12      	ldr	r3, [pc, #72]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	691b      	ldr	r3, [r3, #16]
 8001d3e:	00db      	lsls	r3, r3, #3
 8001d40:	490e      	ldr	r1, [pc, #56]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001d42:	4313      	orrs	r3, r2
 8001d44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d46:	f000 f821 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	; (8001d7c <HAL_RCC_ClockConfig+0x1c4>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	091b      	lsrs	r3, r3, #4
 8001d52:	f003 030f 	and.w	r3, r3, #15
 8001d56:	490a      	ldr	r1, [pc, #40]	; (8001d80 <HAL_RCC_ClockConfig+0x1c8>)
 8001d58:	5ccb      	ldrb	r3, [r1, r3]
 8001d5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d5e:	4a09      	ldr	r2, [pc, #36]	; (8001d84 <HAL_RCC_ClockConfig+0x1cc>)
 8001d60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d62:	4b09      	ldr	r3, [pc, #36]	; (8001d88 <HAL_RCC_ClockConfig+0x1d0>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4618      	mov	r0, r3
 8001d68:	f7ff f996 	bl	8001098 <HAL_InitTick>

  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40022000 	.word	0x40022000
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	080026f8 	.word	0x080026f8
 8001d84:	2000001c 	.word	0x2000001c
 8001d88:	20000020 	.word	0x20000020

08001d8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d8c:	b490      	push	{r4, r7}
 8001d8e:	b08a      	sub	sp, #40	; 0x28
 8001d90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d92:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xac>)
 8001d94:	1d3c      	adds	r4, r7, #4
 8001d96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d9c:	f240 2301 	movw	r3, #513	; 0x201
 8001da0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61fb      	str	r3, [r7, #28]
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001db2:	2300      	movs	r3, #0
 8001db4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001db6:	4b21      	ldr	r3, [pc, #132]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d002      	beq.n	8001dcc <HAL_RCC_GetSysClockFreq+0x40>
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d003      	beq.n	8001dd2 <HAL_RCC_GetSysClockFreq+0x46>
 8001dca:	e02b      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dcc:	4b1c      	ldr	r3, [pc, #112]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dce:	623b      	str	r3, [r7, #32]
      break;
 8001dd0:	e02b      	b.n	8001e2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	0c9b      	lsrs	r3, r3, #18
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	3328      	adds	r3, #40	; 0x28
 8001ddc:	443b      	add	r3, r7
 8001dde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001de2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d012      	beq.n	8001e14 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dee:	4b13      	ldr	r3, [pc, #76]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	0c5b      	lsrs	r3, r3, #17
 8001df4:	f003 0301 	and.w	r3, r3, #1
 8001df8:	3328      	adds	r3, #40	; 0x28
 8001dfa:	443b      	add	r3, r7
 8001dfc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001e00:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	4a0e      	ldr	r2, [pc, #56]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e06:	fb03 f202 	mul.w	r2, r3, r2
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
 8001e12:	e004      	b.n	8001e1e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	4a0b      	ldr	r2, [pc, #44]	; (8001e44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e18:	fb02 f303 	mul.w	r3, r2, r3
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	623b      	str	r3, [r7, #32]
      break;
 8001e22:	e002      	b.n	8001e2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001e26:	623b      	str	r3, [r7, #32]
      break;
 8001e28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e2a:	6a3b      	ldr	r3, [r7, #32]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3728      	adds	r7, #40	; 0x28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc90      	pop	{r4, r7}
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	080026e8 	.word	0x080026e8
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	007a1200 	.word	0x007a1200
 8001e44:	003d0900 	.word	0x003d0900

08001e48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e50:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <RCC_Delay+0x34>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a0a      	ldr	r2, [pc, #40]	; (8001e80 <RCC_Delay+0x38>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0a5b      	lsrs	r3, r3, #9
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	fb02 f303 	mul.w	r3, r2, r3
 8001e62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e64:	bf00      	nop
  }
  while (Delay --);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	1e5a      	subs	r2, r3, #1
 8001e6a:	60fa      	str	r2, [r7, #12]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d1f9      	bne.n	8001e64 <RCC_Delay+0x1c>
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	2000001c 	.word	0x2000001c
 8001e80:	10624dd3 	.word	0x10624dd3

08001e84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e041      	b.n	8001f1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d106      	bne.n	8001eb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff f85c 	bl	8000f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3304      	adds	r3, #4
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	f000 fa70 	bl	80023a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2201      	movs	r2, #1
 8001eec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2201      	movs	r2, #1
 8001efc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b085      	sub	sp, #20
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d001      	beq.n	8001f3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e03a      	b.n	8001fb2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68da      	ldr	r2, [r3, #12]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f042 0201 	orr.w	r2, r2, #1
 8001f52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a18      	ldr	r2, [pc, #96]	; (8001fbc <HAL_TIM_Base_Start_IT+0x98>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d00e      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0x58>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f66:	d009      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0x58>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a14      	ldr	r2, [pc, #80]	; (8001fc0 <HAL_TIM_Base_Start_IT+0x9c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d004      	beq.n	8001f7c <HAL_TIM_Base_Start_IT+0x58>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a13      	ldr	r2, [pc, #76]	; (8001fc4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d111      	bne.n	8001fa0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2b06      	cmp	r3, #6
 8001f8c:	d010      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f042 0201 	orr.w	r2, r2, #1
 8001f9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f9e:	e007      	b.n	8001fb0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681a      	ldr	r2, [r3, #0]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f042 0201 	orr.w	r2, r2, #1
 8001fae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	40012c00 	.word	0x40012c00
 8001fc0:	40000400 	.word	0x40000400
 8001fc4:	40000800 	.word	0x40000800

08001fc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d122      	bne.n	8002024 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68db      	ldr	r3, [r3, #12]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d11b      	bne.n	8002024 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f06f 0202 	mvn.w	r2, #2
 8001ff4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	f003 0303 	and.w	r3, r3, #3
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f9b1 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 8002010:	e005      	b.n	800201e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f9a4 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 f9b3 	bl	8002384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	f003 0304 	and.w	r3, r3, #4
 800202e:	2b04      	cmp	r3, #4
 8002030:	d122      	bne.n	8002078 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b04      	cmp	r3, #4
 800203e:	d11b      	bne.n	8002078 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f06f 0204 	mvn.w	r2, #4
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800205a:	2b00      	cmp	r3, #0
 800205c:	d003      	beq.n	8002066 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 f987 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 8002064:	e005      	b.n	8002072 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002066:	6878      	ldr	r0, [r7, #4]
 8002068:	f000 f97a 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f000 f989 	bl	8002384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	691b      	ldr	r3, [r3, #16]
 800207e:	f003 0308 	and.w	r3, r3, #8
 8002082:	2b08      	cmp	r3, #8
 8002084:	d122      	bne.n	80020cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0308 	and.w	r3, r3, #8
 8002090:	2b08      	cmp	r3, #8
 8002092:	d11b      	bne.n	80020cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f06f 0208 	mvn.w	r2, #8
 800209c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2204      	movs	r2, #4
 80020a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d003      	beq.n	80020ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f95d 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 80020b8:	e005      	b.n	80020c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f950 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 f95f 	bl	8002384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	2b10      	cmp	r3, #16
 80020d8:	d122      	bne.n	8002120 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	f003 0310 	and.w	r3, r3, #16
 80020e4:	2b10      	cmp	r3, #16
 80020e6:	d11b      	bne.n	8002120 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f06f 0210 	mvn.w	r2, #16
 80020f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2208      	movs	r2, #8
 80020f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f933 	bl	8002372 <HAL_TIM_IC_CaptureCallback>
 800210c:	e005      	b.n	800211a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f926 	bl	8002360 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002114:	6878      	ldr	r0, [r7, #4]
 8002116:	f000 f935 	bl	8002384 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b01      	cmp	r3, #1
 800212c:	d10e      	bne.n	800214c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	f003 0301 	and.w	r3, r3, #1
 8002138:	2b01      	cmp	r3, #1
 800213a:	d107      	bne.n	800214c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f06f 0201 	mvn.w	r2, #1
 8002144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7fe fe74 	bl	8000e34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002156:	2b80      	cmp	r3, #128	; 0x80
 8002158:	d10e      	bne.n	8002178 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002164:	2b80      	cmp	r3, #128	; 0x80
 8002166:	d107      	bne.n	8002178 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002170:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 fa77 	bl	8002666 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002182:	2b40      	cmp	r3, #64	; 0x40
 8002184:	d10e      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002190:	2b40      	cmp	r3, #64	; 0x40
 8002192:	d107      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800219c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f000 f8f9 	bl	8002396 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	f003 0320 	and.w	r3, r3, #32
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d10e      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f003 0320 	and.w	r3, r3, #32
 80021bc:	2b20      	cmp	r3, #32
 80021be:	d107      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f06f 0220 	mvn.w	r2, #32
 80021c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 fa42 	bl	8002654 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d101      	bne.n	80021f0 <HAL_TIM_ConfigClockSource+0x18>
 80021ec:	2302      	movs	r3, #2
 80021ee:	e0b3      	b.n	8002358 <HAL_TIM_ConfigClockSource+0x180>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800220e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002216:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002228:	d03e      	beq.n	80022a8 <HAL_TIM_ConfigClockSource+0xd0>
 800222a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800222e:	f200 8087 	bhi.w	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002236:	f000 8085 	beq.w	8002344 <HAL_TIM_ConfigClockSource+0x16c>
 800223a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800223e:	d87f      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002240:	2b70      	cmp	r3, #112	; 0x70
 8002242:	d01a      	beq.n	800227a <HAL_TIM_ConfigClockSource+0xa2>
 8002244:	2b70      	cmp	r3, #112	; 0x70
 8002246:	d87b      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002248:	2b60      	cmp	r3, #96	; 0x60
 800224a:	d050      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x116>
 800224c:	2b60      	cmp	r3, #96	; 0x60
 800224e:	d877      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002250:	2b50      	cmp	r3, #80	; 0x50
 8002252:	d03c      	beq.n	80022ce <HAL_TIM_ConfigClockSource+0xf6>
 8002254:	2b50      	cmp	r3, #80	; 0x50
 8002256:	d873      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002258:	2b40      	cmp	r3, #64	; 0x40
 800225a:	d058      	beq.n	800230e <HAL_TIM_ConfigClockSource+0x136>
 800225c:	2b40      	cmp	r3, #64	; 0x40
 800225e:	d86f      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002260:	2b30      	cmp	r3, #48	; 0x30
 8002262:	d064      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x156>
 8002264:	2b30      	cmp	r3, #48	; 0x30
 8002266:	d86b      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002268:	2b20      	cmp	r3, #32
 800226a:	d060      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x156>
 800226c:	2b20      	cmp	r3, #32
 800226e:	d867      	bhi.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
 8002270:	2b00      	cmp	r3, #0
 8002272:	d05c      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x156>
 8002274:	2b10      	cmp	r3, #16
 8002276:	d05a      	beq.n	800232e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002278:	e062      	b.n	8002340 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6818      	ldr	r0, [r3, #0]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	6899      	ldr	r1, [r3, #8]
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685a      	ldr	r2, [r3, #4]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	f000 f966 	bl	800255a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800229c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68fa      	ldr	r2, [r7, #12]
 80022a4:	609a      	str	r2, [r3, #8]
      break;
 80022a6:	e04e      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	6899      	ldr	r1, [r3, #8]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685a      	ldr	r2, [r3, #4]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f000 f94f 	bl	800255a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	689a      	ldr	r2, [r3, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022ca:	609a      	str	r2, [r3, #8]
      break;
 80022cc:	e03b      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6818      	ldr	r0, [r3, #0]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	6859      	ldr	r1, [r3, #4]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	461a      	mov	r2, r3
 80022dc:	f000 f8c6 	bl	800246c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2150      	movs	r1, #80	; 0x50
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 f91d 	bl	8002526 <TIM_ITRx_SetConfig>
      break;
 80022ec:	e02b      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6818      	ldr	r0, [r3, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	6859      	ldr	r1, [r3, #4]
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	68db      	ldr	r3, [r3, #12]
 80022fa:	461a      	mov	r2, r3
 80022fc:	f000 f8e4 	bl	80024c8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	2160      	movs	r1, #96	; 0x60
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f90d 	bl	8002526 <TIM_ITRx_SetConfig>
      break;
 800230c:	e01b      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	6859      	ldr	r1, [r3, #4]
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	68db      	ldr	r3, [r3, #12]
 800231a:	461a      	mov	r2, r3
 800231c:	f000 f8a6 	bl	800246c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2140      	movs	r1, #64	; 0x40
 8002326:	4618      	mov	r0, r3
 8002328:	f000 f8fd 	bl	8002526 <TIM_ITRx_SetConfig>
      break;
 800232c:	e00b      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4619      	mov	r1, r3
 8002338:	4610      	mov	r0, r2
 800233a:	f000 f8f4 	bl	8002526 <TIM_ITRx_SetConfig>
        break;
 800233e:	e002      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002340:	bf00      	nop
 8002342:	e000      	b.n	8002346 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002344:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2201      	movs	r2, #1
 800234a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	bc80      	pop	{r7}
 8002370:	4770      	bx	lr

08002372 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002372:	b480      	push	{r7}
 8002374:	b083      	sub	sp, #12
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800238c:	bf00      	nop
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr

08002396 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a29      	ldr	r2, [pc, #164]	; (8002460 <TIM_Base_SetConfig+0xb8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d00b      	beq.n	80023d8 <TIM_Base_SetConfig+0x30>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c6:	d007      	beq.n	80023d8 <TIM_Base_SetConfig+0x30>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a26      	ldr	r2, [pc, #152]	; (8002464 <TIM_Base_SetConfig+0xbc>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d003      	beq.n	80023d8 <TIM_Base_SetConfig+0x30>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a25      	ldr	r2, [pc, #148]	; (8002468 <TIM_Base_SetConfig+0xc0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d108      	bne.n	80023ea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a1c      	ldr	r2, [pc, #112]	; (8002460 <TIM_Base_SetConfig+0xb8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d00b      	beq.n	800240a <TIM_Base_SetConfig+0x62>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023f8:	d007      	beq.n	800240a <TIM_Base_SetConfig+0x62>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a19      	ldr	r2, [pc, #100]	; (8002464 <TIM_Base_SetConfig+0xbc>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d003      	beq.n	800240a <TIM_Base_SetConfig+0x62>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a18      	ldr	r2, [pc, #96]	; (8002468 <TIM_Base_SetConfig+0xc0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d108      	bne.n	800241c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002410:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	68db      	ldr	r3, [r3, #12]
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	4313      	orrs	r3, r2
 800241a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	695b      	ldr	r3, [r3, #20]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a07      	ldr	r2, [pc, #28]	; (8002460 <TIM_Base_SetConfig+0xb8>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d103      	bne.n	8002450 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	615a      	str	r2, [r3, #20]
}
 8002456:	bf00      	nop
 8002458:	3714      	adds	r7, #20
 800245a:	46bd      	mov	sp, r7
 800245c:	bc80      	pop	{r7}
 800245e:	4770      	bx	lr
 8002460:	40012c00 	.word	0x40012c00
 8002464:	40000400 	.word	0x40000400
 8002468:	40000800 	.word	0x40000800

0800246c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800246c:	b480      	push	{r7}
 800246e:	b087      	sub	sp, #28
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a1b      	ldr	r3, [r3, #32]
 800247c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	f023 0201 	bic.w	r2, r3, #1
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	011b      	lsls	r3, r3, #4
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	4313      	orrs	r3, r2
 80024a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	f023 030a 	bic.w	r3, r3, #10
 80024a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024aa:	697a      	ldr	r2, [r7, #20]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	697a      	ldr	r2, [r7, #20]
 80024bc:	621a      	str	r2, [r3, #32]
}
 80024be:	bf00      	nop
 80024c0:	371c      	adds	r7, #28
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b087      	sub	sp, #28
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	f023 0210 	bic.w	r2, r3, #16
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80024f2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	031b      	lsls	r3, r3, #12
 80024f8:	697a      	ldr	r2, [r7, #20]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002504:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	011b      	lsls	r3, r3, #4
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4313      	orrs	r3, r2
 800250e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	621a      	str	r2, [r3, #32]
}
 800251c:	bf00      	nop
 800251e:	371c      	adds	r7, #28
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr

08002526 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800253c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	4313      	orrs	r3, r2
 8002544:	f043 0307 	orr.w	r3, r3, #7
 8002548:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	609a      	str	r2, [r3, #8]
}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800255a:	b480      	push	{r7}
 800255c:	b087      	sub	sp, #28
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002574:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	021a      	lsls	r2, r3, #8
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	431a      	orrs	r2, r3
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	4313      	orrs	r3, r2
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	4313      	orrs	r3, r2
 8002586:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	697a      	ldr	r2, [r7, #20]
 800258c:	609a      	str	r2, [r3, #8]
}
 800258e:	bf00      	nop
 8002590:	371c      	adds	r7, #28
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr

08002598 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d101      	bne.n	80025b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025ac:	2302      	movs	r3, #2
 80025ae:	e046      	b.n	800263e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2202      	movs	r2, #2
 80025bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a16      	ldr	r2, [pc, #88]	; (8002648 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d00e      	beq.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025fc:	d009      	beq.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a12      	ldr	r2, [pc, #72]	; (800264c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d004      	beq.n	8002612 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a10      	ldr	r2, [pc, #64]	; (8002650 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d10c      	bne.n	800262c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002618:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	68ba      	ldr	r2, [r7, #8]
 8002620:	4313      	orrs	r3, r2
 8002622:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2200      	movs	r2, #0
 8002638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr
 8002648:	40012c00 	.word	0x40012c00
 800264c:	40000400 	.word	0x40000400
 8002650:	40000800 	.word	0x40000800

08002654 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	bc80      	pop	{r7}
 8002664:	4770      	bx	lr

08002666 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800266e:	bf00      	nop
 8002670:	370c      	adds	r7, #12
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <__libc_init_array>:
 8002678:	b570      	push	{r4, r5, r6, lr}
 800267a:	2600      	movs	r6, #0
 800267c:	4d0c      	ldr	r5, [pc, #48]	; (80026b0 <__libc_init_array+0x38>)
 800267e:	4c0d      	ldr	r4, [pc, #52]	; (80026b4 <__libc_init_array+0x3c>)
 8002680:	1b64      	subs	r4, r4, r5
 8002682:	10a4      	asrs	r4, r4, #2
 8002684:	42a6      	cmp	r6, r4
 8002686:	d109      	bne.n	800269c <__libc_init_array+0x24>
 8002688:	f000 f822 	bl	80026d0 <_init>
 800268c:	2600      	movs	r6, #0
 800268e:	4d0a      	ldr	r5, [pc, #40]	; (80026b8 <__libc_init_array+0x40>)
 8002690:	4c0a      	ldr	r4, [pc, #40]	; (80026bc <__libc_init_array+0x44>)
 8002692:	1b64      	subs	r4, r4, r5
 8002694:	10a4      	asrs	r4, r4, #2
 8002696:	42a6      	cmp	r6, r4
 8002698:	d105      	bne.n	80026a6 <__libc_init_array+0x2e>
 800269a:	bd70      	pop	{r4, r5, r6, pc}
 800269c:	f855 3b04 	ldr.w	r3, [r5], #4
 80026a0:	4798      	blx	r3
 80026a2:	3601      	adds	r6, #1
 80026a4:	e7ee      	b.n	8002684 <__libc_init_array+0xc>
 80026a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80026aa:	4798      	blx	r3
 80026ac:	3601      	adds	r6, #1
 80026ae:	e7f2      	b.n	8002696 <__libc_init_array+0x1e>
 80026b0:	08002708 	.word	0x08002708
 80026b4:	08002708 	.word	0x08002708
 80026b8:	08002708 	.word	0x08002708
 80026bc:	0800270c 	.word	0x0800270c

080026c0 <memset>:
 80026c0:	4603      	mov	r3, r0
 80026c2:	4402      	add	r2, r0
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d100      	bne.n	80026ca <memset+0xa>
 80026c8:	4770      	bx	lr
 80026ca:	f803 1b01 	strb.w	r1, [r3], #1
 80026ce:	e7f9      	b.n	80026c4 <memset+0x4>

080026d0 <_init>:
 80026d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026d2:	bf00      	nop
 80026d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026d6:	bc08      	pop	{r3}
 80026d8:	469e      	mov	lr, r3
 80026da:	4770      	bx	lr

080026dc <_fini>:
 80026dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026de:	bf00      	nop
 80026e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026e2:	bc08      	pop	{r3}
 80026e4:	469e      	mov	lr, r3
 80026e6:	4770      	bx	lr
