\doxysection{Bus Peripheral Base Addresses }
\hypertarget{group___a_h_b1}{}\label{group___a_h_b1}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}


Base Addresses of peripheral hanging on AHB1 Bus.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga3e615727451fa1abc89e436a7158d4aa}{GPIOA\+\_\+\+BASEADDR}}~0x40020000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga583cafe206b45c6e3507b0493b96bdf0}{GPIOB\+\_\+\+BASEADDR}}~0x40020400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga05e89040a5ad3c3e5f5bbd62b434512b}{GPIOC\+\_\+\+BASEADDR}}~0x40020800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga807336d6c75feb8d0e943d618b5eaf26}{GPIOD\+\_\+\+BASEADDR}}~0x40020\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_gac248e8d8a7113113481c2abb31d7660a}{GPIOE\+\_\+\+BASEADDR}}~0x40021000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga5f0323ec1e9720a76beebf3081bad9dc}{GPIOF\+\_\+\+BASEADDR}}~0x40021400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga90f006630c69a7540d8b0b1c0073f3d2}{GPIOG\+\_\+\+BASEADDR}}~0x40021800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga63f9598aea50d8c995a9037578bb0907}{GPIOH\+\_\+\+BASEADDR}}~0x40021\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga533d893dc77093a8db3b2ad55603587c}{GPIOI\+\_\+\+BASEADDR}}~0x40022000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_gaf521eb2c807db60373a1aec7ec7c70cd}{GPIOJ\+\_\+\+BASEADDR}}~0x40022400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga2c3e49cd79525cffb73a825787d5e826}{GPIOK\+\_\+\+BASEADDR}}~0x40022800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga799588b38166cb25baecaf3fd926ae5f}{CRC\+\_\+\+BASEADDR}}~0x40023000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga89610f202a9f78bcc85f76c5ba52d009}{RCC\+\_\+\+BASEADDR}}~0x40023800\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga08e24047f130faa1e7453b327ceb2aa6}{FLASH\+\_\+\+IF\+\_\+\+REG\+\_\+\+BASEADDR}}~0x40023\+C00\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga7cfb35d879a3e97a86c143e4676a1af8}{BKPSRAM\+\_\+\+BASEADDR}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga489420976747e7bcf241e2a9bb6cd138}{DMA1\+\_\+\+BASEADDR}}~0x40026000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_gac3883cd723aa62055a055104bb3f6890}{DMA2\+\_\+\+BASEADDR}}~0x40026400\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga341e22fe6d6328a7655adcd4af2cdfe9}{ETHERNET\+\_\+\+MAC\+\_\+\+BASEADDR}}~0x40028000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_ga21ee861a2a18e800721a9b98ea23d368}{DMA2\+D\+\_\+\+BASEADDR}}~0x4002\+B000\+UL
\item 
\#define \mbox{\hyperlink{group___a_h_b1_gacf83eb65f63f6c2cbf1accf6cf8e8736}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+BASEADDR}}~0x40040000\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base Addresses of peripheral hanging on AHB1 Bus. 



\label{doc-define-members}
\Hypertarget{group___a_h_b1_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___a_h_b1_ga7cfb35d879a3e97a86c143e4676a1af8}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!BKPSRAM\_BASEADDR@{BKPSRAM\_BASEADDR}}
\index{BKPSRAM\_BASEADDR@{BKPSRAM\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{BKPSRAM\_BASEADDR}{BKPSRAM\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga7cfb35d879a3e97a86c143e4676a1af8} 
\#define BKPSRAM\+\_\+\+BASEADDR~0x40024000\+UL}

BKPSRAM Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00059}{59}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga799588b38166cb25baecaf3fd926ae5f}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!CRC\_BASEADDR@{CRC\_BASEADDR}}
\index{CRC\_BASEADDR@{CRC\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{CRC\_BASEADDR}{CRC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga799588b38166cb25baecaf3fd926ae5f} 
\#define CRC\+\_\+\+BASEADDR~0x40023000\+UL}

Cyclic Redundancy Check (CRC) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00056}{56}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga489420976747e7bcf241e2a9bb6cd138}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!DMA1\_BASEADDR@{DMA1\_BASEADDR}}
\index{DMA1\_BASEADDR@{DMA1\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{DMA1\_BASEADDR}{DMA1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga489420976747e7bcf241e2a9bb6cd138} 
\#define DMA1\+\_\+\+BASEADDR~0x40026000\+UL}

Direct Memory Access 1 (DMA1) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00060}{60}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_gac3883cd723aa62055a055104bb3f6890}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!DMA2\_BASEADDR@{DMA2\_BASEADDR}}
\index{DMA2\_BASEADDR@{DMA2\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{DMA2\_BASEADDR}{DMA2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_gac3883cd723aa62055a055104bb3f6890} 
\#define DMA2\+\_\+\+BASEADDR~0x40026400\+UL}

Direct Memory Access 2 (DMA2) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00061}{61}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga21ee861a2a18e800721a9b98ea23d368}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!DMA2D\_BASEADDR@{DMA2D\_BASEADDR}}
\index{DMA2D\_BASEADDR@{DMA2D\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{DMA2D\_BASEADDR}{DMA2D\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga21ee861a2a18e800721a9b98ea23d368} 
\#define DMA2\+D\+\_\+\+BASEADDR~0x4002\+B000\+UL}

Chrom-\/\+Art Accelerator Controller (DMA2D) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00063}{63}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga341e22fe6d6328a7655adcd4af2cdfe9}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!ETHERNET\_MAC\_BASEADDR@{ETHERNET\_MAC\_BASEADDR}}
\index{ETHERNET\_MAC\_BASEADDR@{ETHERNET\_MAC\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{ETHERNET\_MAC\_BASEADDR}{ETHERNET\_MAC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga341e22fe6d6328a7655adcd4af2cdfe9} 
\#define ETHERNET\+\_\+\+MAC\+\_\+\+BASEADDR~0x40028000\+UL}

ETHERNET MAC Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00062}{62}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga08e24047f130faa1e7453b327ceb2aa6}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!FLASH\_IF\_REG\_BASEADDR@{FLASH\_IF\_REG\_BASEADDR}}
\index{FLASH\_IF\_REG\_BASEADDR@{FLASH\_IF\_REG\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{FLASH\_IF\_REG\_BASEADDR}{FLASH\_IF\_REG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga08e24047f130faa1e7453b327ceb2aa6} 
\#define FLASH\+\_\+\+IF\+\_\+\+REG\+\_\+\+BASEADDR~0x40023\+C00\+UL}

Flash interface register Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00058}{58}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga3e615727451fa1abc89e436a7158d4aa}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOA\_BASEADDR@{GPIOA\_BASEADDR}}
\index{GPIOA\_BASEADDR@{GPIOA\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOA\_BASEADDR}{GPIOA\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga3e615727451fa1abc89e436a7158d4aa} 
\#define GPIOA\+\_\+\+BASEADDR~0x40020000\+UL}

GPIOA Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00045}{45}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga583cafe206b45c6e3507b0493b96bdf0}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOB\_BASEADDR@{GPIOB\_BASEADDR}}
\index{GPIOB\_BASEADDR@{GPIOB\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOB\_BASEADDR}{GPIOB\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga583cafe206b45c6e3507b0493b96bdf0} 
\#define GPIOB\+\_\+\+BASEADDR~0x40020400\+UL}

GPIOB Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga05e89040a5ad3c3e5f5bbd62b434512b}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOC\_BASEADDR@{GPIOC\_BASEADDR}}
\index{GPIOC\_BASEADDR@{GPIOC\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOC\_BASEADDR}{GPIOC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga05e89040a5ad3c3e5f5bbd62b434512b} 
\#define GPIOC\+\_\+\+BASEADDR~0x40020800\+UL}

GPIOC Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00047}{47}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga807336d6c75feb8d0e943d618b5eaf26}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOD\_BASEADDR@{GPIOD\_BASEADDR}}
\index{GPIOD\_BASEADDR@{GPIOD\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOD\_BASEADDR}{GPIOD\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga807336d6c75feb8d0e943d618b5eaf26} 
\#define GPIOD\+\_\+\+BASEADDR~0x40020\+C00\+UL}

GPIOD Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_gac248e8d8a7113113481c2abb31d7660a}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOE\_BASEADDR@{GPIOE\_BASEADDR}}
\index{GPIOE\_BASEADDR@{GPIOE\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOE\_BASEADDR}{GPIOE\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_gac248e8d8a7113113481c2abb31d7660a} 
\#define GPIOE\+\_\+\+BASEADDR~0x40021000\+UL}

GPIOE Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00049}{49}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga5f0323ec1e9720a76beebf3081bad9dc}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOF\_BASEADDR@{GPIOF\_BASEADDR}}
\index{GPIOF\_BASEADDR@{GPIOF\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOF\_BASEADDR}{GPIOF\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga5f0323ec1e9720a76beebf3081bad9dc} 
\#define GPIOF\+\_\+\+BASEADDR~0x40021400\+UL}

GPIOF Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00050}{50}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga90f006630c69a7540d8b0b1c0073f3d2}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOG\_BASEADDR@{GPIOG\_BASEADDR}}
\index{GPIOG\_BASEADDR@{GPIOG\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOG\_BASEADDR}{GPIOG\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga90f006630c69a7540d8b0b1c0073f3d2} 
\#define GPIOG\+\_\+\+BASEADDR~0x40021800\+UL}

GPIOG Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00051}{51}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga63f9598aea50d8c995a9037578bb0907}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOH\_BASEADDR@{GPIOH\_BASEADDR}}
\index{GPIOH\_BASEADDR@{GPIOH\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOH\_BASEADDR}{GPIOH\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga63f9598aea50d8c995a9037578bb0907} 
\#define GPIOH\+\_\+\+BASEADDR~0x40021\+C00\+UL}

GPIOH Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00052}{52}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga533d893dc77093a8db3b2ad55603587c}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOI\_BASEADDR@{GPIOI\_BASEADDR}}
\index{GPIOI\_BASEADDR@{GPIOI\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOI\_BASEADDR}{GPIOI\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga533d893dc77093a8db3b2ad55603587c} 
\#define GPIOI\+\_\+\+BASEADDR~0x40022000\+UL}

GPIOI Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00053}{53}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_gaf521eb2c807db60373a1aec7ec7c70cd}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOJ\_BASEADDR@{GPIOJ\_BASEADDR}}
\index{GPIOJ\_BASEADDR@{GPIOJ\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOJ\_BASEADDR}{GPIOJ\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_gaf521eb2c807db60373a1aec7ec7c70cd} 
\#define GPIOJ\+\_\+\+BASEADDR~0x40022400\+UL}

GPIOJ Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00054}{54}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga2c3e49cd79525cffb73a825787d5e826}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!GPIOK\_BASEADDR@{GPIOK\_BASEADDR}}
\index{GPIOK\_BASEADDR@{GPIOK\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{GPIOK\_BASEADDR}{GPIOK\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga2c3e49cd79525cffb73a825787d5e826} 
\#define GPIOK\+\_\+\+BASEADDR~0x40022800\+UL}

GPIOK Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00055}{55}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_ga89610f202a9f78bcc85f76c5ba52d009}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!RCC\_BASEADDR@{RCC\_BASEADDR}}
\index{RCC\_BASEADDR@{RCC\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{RCC\_BASEADDR}{RCC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_ga89610f202a9f78bcc85f76c5ba52d009} 
\#define RCC\+\_\+\+BASEADDR~0x40023800\+UL}

Reset and Clock Control (RCC) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00057}{57}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___a_h_b1_gacf83eb65f63f6c2cbf1accf6cf8e8736}\index{Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}!USB\_OTG\_HS\_BASEADDR@{USB\_OTG\_HS\_BASEADDR}}
\index{USB\_OTG\_HS\_BASEADDR@{USB\_OTG\_HS\_BASEADDR}!Bus Peripheral Base Addresses@{Bus Peripheral Base Addresses}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HS\_BASEADDR}{USB\_OTG\_HS\_BASEADDR}}
{\footnotesize\ttfamily \label{group___a_h_b1_gacf83eb65f63f6c2cbf1accf6cf8e8736} 
\#define USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+BASEADDR~0x40040000\+UL}

USB On-\/\+The-\/\+Go High Speed (USB OTG HS) Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00064}{64}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

