-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Dec 15 11:31:41 2023
-- Host        : GramForGram running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Repos/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_axi_0_0/recording_inst_0_rhd_axi_0_0_sim_netlist.vhdl
-- Design      : recording_inst_0_rhd_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  signal \result_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_6_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[0]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[0]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(68),
      O => \result_A1[0]_i_2_n_0\
    );
\result_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(64),
      O => \result_A1[0]_i_3_n_0\
    );
\result_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[10]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[10]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(28),
      O => \result_A1[10]_i_2_n_0\
    );
\result_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(24),
      O => \result_A1[10]_i_3_n_0\
    );
\result_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[11]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[11]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(24),
      O => \result_A1[11]_i_2_n_0\
    );
\result_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(20),
      O => \result_A1[11]_i_3_n_0\
    );
\result_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[12]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[12]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(20),
      O => \result_A1[12]_i_2_n_0\
    );
\result_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(16),
      O => \result_A1[12]_i_3_n_0\
    );
\result_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[13]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[13]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(16),
      O => \result_A1[13]_i_2_n_0\
    );
\result_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(12),
      O => \result_A1[13]_i_3_n_0\
    );
\result_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[14]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[14]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[15]_i_5_n_0\,
      O => D(14)
    );
\result_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(12),
      O => \result_A1[14]_i_2_n_0\
    );
\result_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(8),
      O => \result_A1[14]_i_3_n_0\
    );
\result_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[15]_i_4_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[15]_i_5_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[15]_i_6_n_0\,
      O => D(15)
    );
\result_A1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(8),
      O => \result_A1[15]_i_4_n_0\
    );
\result_A1[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(4),
      O => \result_A1[15]_i_5_n_0\
    );
\result_A1[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(0),
      O => \result_A1[15]_i_6_n_0\
    );
\result_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[1]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[1]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(64),
      O => \result_A1[1]_i_2_n_0\
    );
\result_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(60),
      O => \result_A1[1]_i_3_n_0\
    );
\result_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[2]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[2]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(60),
      O => \result_A1[2]_i_2_n_0\
    );
\result_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(56),
      O => \result_A1[2]_i_3_n_0\
    );
\result_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[3]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[3]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(56),
      O => \result_A1[3]_i_2_n_0\
    );
\result_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(52),
      O => \result_A1[3]_i_3_n_0\
    );
\result_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[4]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[4]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(52),
      O => \result_A1[4]_i_2_n_0\
    );
\result_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(48),
      O => \result_A1[4]_i_3_n_0\
    );
\result_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[5]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[5]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(48),
      O => \result_A1[5]_i_2_n_0\
    );
\result_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(44),
      O => \result_A1[5]_i_3_n_0\
    );
\result_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[6]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[6]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(44),
      O => \result_A1[6]_i_2_n_0\
    );
\result_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(40),
      O => \result_A1[6]_i_3_n_0\
    );
\result_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[7]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[7]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(40),
      O => \result_A1[7]_i_2_n_0\
    );
\result_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(36),
      O => \result_A1[7]_i_3_n_0\
    );
\result_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[8]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[8]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(36),
      O => \result_A1[8]_i_2_n_0\
    );
\result_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(32),
      O => \result_A1[8]_i_3_n_0\
    );
\result_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[9]_i_2_n_0\,
      I1 => \result_A1_reg[0]\(3),
      I2 => \result_A1[9]_i_3_n_0\,
      I3 => \result_A1_reg[0]\(2),
      I4 => \result_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[0]\(1),
      I1 => \result_A1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_A1_reg[0]\(0),
      I4 => Q(32),
      O => \result_A1[9]_i_2_n_0\
    );
\result_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(28),
      O => \result_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_E2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_E2_reg[15]\ : in STD_LOGIC;
    \result_E2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  signal \result_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[0]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[0]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(69),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(68),
      O => \result_E2[0]_i_2_n_0\
    );
\result_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E2_reg[15]\,
      I3 => Q(65),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(64),
      O => \result_E2[0]_i_3_n_0\
    );
\result_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[10]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[10]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(29),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(28),
      O => \result_E2[10]_i_2_n_0\
    );
\result_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E2_reg[15]\,
      I3 => Q(25),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(24),
      O => \result_E2[10]_i_3_n_0\
    );
\result_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[11]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[11]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(25),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(24),
      O => \result_E2[11]_i_2_n_0\
    );
\result_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E2_reg[15]\,
      I3 => Q(21),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(20),
      O => \result_E2[11]_i_3_n_0\
    );
\result_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[12]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[12]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(21),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(20),
      O => \result_E2[12]_i_2_n_0\
    );
\result_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E2_reg[15]\,
      I3 => Q(17),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(16),
      O => \result_E2[12]_i_3_n_0\
    );
\result_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[13]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[13]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(17),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(16),
      O => \result_E2[13]_i_2_n_0\
    );
\result_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E2_reg[15]\,
      I3 => Q(13),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(12),
      O => \result_E2[13]_i_3_n_0\
    );
\result_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[14]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[14]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(13),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(12),
      O => \result_E2[14]_i_2_n_0\
    );
\result_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E2_reg[15]\,
      I3 => Q(9),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(8),
      O => \result_E2[14]_i_3_n_0\
    );
\result_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[15]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[15]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(9),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(8),
      O => \result_E2[15]_i_2_n_0\
    );
\result_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E2_reg[15]\,
      I3 => Q(5),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(4),
      O => \result_E2[15]_i_3_n_0\
    );
\result_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E2_reg[15]\,
      I3 => Q(1),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(0),
      O => \result_E2[15]_i_4_n_0\
    );
\result_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[1]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[1]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(65),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(64),
      O => \result_E2[1]_i_2_n_0\
    );
\result_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E2_reg[15]\,
      I3 => Q(61),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(60),
      O => \result_E2[1]_i_3_n_0\
    );
\result_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[2]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[2]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(61),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(60),
      O => \result_E2[2]_i_2_n_0\
    );
\result_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E2_reg[15]\,
      I3 => Q(57),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(56),
      O => \result_E2[2]_i_3_n_0\
    );
\result_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[3]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[3]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(57),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(56),
      O => \result_E2[3]_i_2_n_0\
    );
\result_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E2_reg[15]\,
      I3 => Q(53),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(52),
      O => \result_E2[3]_i_3_n_0\
    );
\result_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[4]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[4]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(53),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(52),
      O => \result_E2[4]_i_2_n_0\
    );
\result_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E2_reg[15]\,
      I3 => Q(49),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(48),
      O => \result_E2[4]_i_3_n_0\
    );
\result_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[5]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[5]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(49),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(48),
      O => \result_E2[5]_i_2_n_0\
    );
\result_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E2_reg[15]\,
      I3 => Q(45),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(44),
      O => \result_E2[5]_i_3_n_0\
    );
\result_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[6]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[6]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(45),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(44),
      O => \result_E2[6]_i_2_n_0\
    );
\result_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E2_reg[15]\,
      I3 => Q(41),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(40),
      O => \result_E2[6]_i_3_n_0\
    );
\result_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[7]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[7]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(41),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(40),
      O => \result_E2[7]_i_2_n_0\
    );
\result_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E2_reg[15]\,
      I3 => Q(37),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(36),
      O => \result_E2[7]_i_3_n_0\
    );
\result_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[8]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[8]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(37),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(36),
      O => \result_E2[8]_i_2_n_0\
    );
\result_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E2_reg[15]\,
      I3 => Q(33),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(32),
      O => \result_E2[8]_i_3_n_0\
    );
\result_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[9]_i_2_n_0\,
      I1 => \result_E2_reg[0]\(0),
      I2 => \result_E2[9]_i_3_n_0\,
      I3 => \result_E2_reg[1]\,
      I4 => \result_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\,
      I1 => \result_E2_reg[1]\,
      I2 => Q(33),
      I3 => \result_E2_reg[15]_0\,
      I4 => Q(32),
      O => \result_E2[9]_i_2_n_0\
    );
\result_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E2_reg[15]\,
      I3 => Q(29),
      I4 => \result_E2_reg[15]_0\,
      I5 => Q(28),
      O => \result_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  signal \result_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[0]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[0]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(68),
      O => \result_F1[0]_i_2_n_0\
    );
\result_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(64),
      O => \result_F1[0]_i_3_n_0\
    );
\result_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[10]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[10]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(28),
      O => \result_F1[10]_i_2_n_0\
    );
\result_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(24),
      O => \result_F1[10]_i_3_n_0\
    );
\result_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[11]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[11]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(24),
      O => \result_F1[11]_i_2_n_0\
    );
\result_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(20),
      O => \result_F1[11]_i_3_n_0\
    );
\result_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[12]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[12]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(20),
      O => \result_F1[12]_i_2_n_0\
    );
\result_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(16),
      O => \result_F1[12]_i_3_n_0\
    );
\result_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[13]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[13]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(16),
      O => \result_F1[13]_i_2_n_0\
    );
\result_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(12),
      O => \result_F1[13]_i_3_n_0\
    );
\result_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[14]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[14]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(12),
      O => \result_F1[14]_i_2_n_0\
    );
\result_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(8),
      O => \result_F1[14]_i_3_n_0\
    );
\result_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[15]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[15]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(8),
      O => \result_F1[15]_i_2_n_0\
    );
\result_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(4),
      O => \result_F1[15]_i_3_n_0\
    );
\result_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(0),
      O => \result_F1[15]_i_4_n_0\
    );
\result_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[1]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[1]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(64),
      O => \result_F1[1]_i_2_n_0\
    );
\result_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(60),
      O => \result_F1[1]_i_3_n_0\
    );
\result_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[2]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[2]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(60),
      O => \result_F1[2]_i_2_n_0\
    );
\result_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(56),
      O => \result_F1[2]_i_3_n_0\
    );
\result_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[3]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[3]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(56),
      O => \result_F1[3]_i_2_n_0\
    );
\result_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(52),
      O => \result_F1[3]_i_3_n_0\
    );
\result_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[4]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[4]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(52),
      O => \result_F1[4]_i_2_n_0\
    );
\result_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(48),
      O => \result_F1[4]_i_3_n_0\
    );
\result_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[5]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[5]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(48),
      O => \result_F1[5]_i_2_n_0\
    );
\result_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(44),
      O => \result_F1[5]_i_3_n_0\
    );
\result_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[6]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[6]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(44),
      O => \result_F1[6]_i_2_n_0\
    );
\result_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(40),
      O => \result_F1[6]_i_3_n_0\
    );
\result_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[7]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[7]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(40),
      O => \result_F1[7]_i_2_n_0\
    );
\result_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(36),
      O => \result_F1[7]_i_3_n_0\
    );
\result_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[8]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[8]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(36),
      O => \result_F1[8]_i_2_n_0\
    );
\result_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(32),
      O => \result_F1[8]_i_3_n_0\
    );
\result_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[9]_i_2_n_0\,
      I1 => \result_F1_reg[0]\(3),
      I2 => \result_F1[9]_i_3_n_0\,
      I3 => \result_F1_reg[0]\(2),
      I4 => \result_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[0]\(1),
      I1 => \result_F1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_F1_reg[0]\(0),
      I4 => Q(32),
      O => \result_F1[9]_i_2_n_0\
    );
\result_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(28),
      O => \result_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_A2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_A2_reg[15]\ : in STD_LOGIC;
    \result_A2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  signal \result_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[0]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[0]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(69),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(68),
      O => \result_A2[0]_i_2_n_0\
    );
\result_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A2_reg[15]\,
      I3 => Q(65),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(64),
      O => \result_A2[0]_i_3_n_0\
    );
\result_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[10]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[10]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(29),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(28),
      O => \result_A2[10]_i_2_n_0\
    );
\result_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A2_reg[15]\,
      I3 => Q(25),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(24),
      O => \result_A2[10]_i_3_n_0\
    );
\result_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[11]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[11]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(25),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(24),
      O => \result_A2[11]_i_2_n_0\
    );
\result_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A2_reg[15]\,
      I3 => Q(21),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(20),
      O => \result_A2[11]_i_3_n_0\
    );
\result_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[12]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[12]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(21),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(20),
      O => \result_A2[12]_i_2_n_0\
    );
\result_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A2_reg[15]\,
      I3 => Q(17),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(16),
      O => \result_A2[12]_i_3_n_0\
    );
\result_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[13]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[13]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(17),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(16),
      O => \result_A2[13]_i_2_n_0\
    );
\result_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A2_reg[15]\,
      I3 => Q(13),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(12),
      O => \result_A2[13]_i_3_n_0\
    );
\result_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[14]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[14]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(13),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(12),
      O => \result_A2[14]_i_2_n_0\
    );
\result_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A2_reg[15]\,
      I3 => Q(9),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(8),
      O => \result_A2[14]_i_3_n_0\
    );
\result_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[15]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[15]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(9),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(8),
      O => \result_A2[15]_i_2_n_0\
    );
\result_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A2_reg[15]\,
      I3 => Q(5),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(4),
      O => \result_A2[15]_i_3_n_0\
    );
\result_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A2_reg[15]\,
      I3 => Q(1),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(0),
      O => \result_A2[15]_i_4_n_0\
    );
\result_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[1]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[1]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(65),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(64),
      O => \result_A2[1]_i_2_n_0\
    );
\result_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A2_reg[15]\,
      I3 => Q(61),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(60),
      O => \result_A2[1]_i_3_n_0\
    );
\result_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[2]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[2]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(61),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(60),
      O => \result_A2[2]_i_2_n_0\
    );
\result_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A2_reg[15]\,
      I3 => Q(57),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(56),
      O => \result_A2[2]_i_3_n_0\
    );
\result_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[3]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[3]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(57),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(56),
      O => \result_A2[3]_i_2_n_0\
    );
\result_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A2_reg[15]\,
      I3 => Q(53),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(52),
      O => \result_A2[3]_i_3_n_0\
    );
\result_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[4]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[4]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(53),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(52),
      O => \result_A2[4]_i_2_n_0\
    );
\result_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A2_reg[15]\,
      I3 => Q(49),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(48),
      O => \result_A2[4]_i_3_n_0\
    );
\result_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[5]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[5]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(49),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(48),
      O => \result_A2[5]_i_2_n_0\
    );
\result_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A2_reg[15]\,
      I3 => Q(45),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(44),
      O => \result_A2[5]_i_3_n_0\
    );
\result_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[6]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[6]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(45),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(44),
      O => \result_A2[6]_i_2_n_0\
    );
\result_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A2_reg[15]\,
      I3 => Q(41),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(40),
      O => \result_A2[6]_i_3_n_0\
    );
\result_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[7]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[7]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(41),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(40),
      O => \result_A2[7]_i_2_n_0\
    );
\result_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A2_reg[15]\,
      I3 => Q(37),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(36),
      O => \result_A2[7]_i_3_n_0\
    );
\result_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[8]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[8]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(37),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(36),
      O => \result_A2[8]_i_2_n_0\
    );
\result_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A2_reg[15]\,
      I3 => Q(33),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(32),
      O => \result_A2[8]_i_3_n_0\
    );
\result_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[9]_i_2_n_0\,
      I1 => \result_A2_reg[0]\(0),
      I2 => \result_A2[9]_i_3_n_0\,
      I3 => \result_A2_reg[1]\,
      I4 => \result_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\,
      I1 => \result_A2_reg[1]\,
      I2 => Q(33),
      I3 => \result_A2_reg[15]_0\,
      I4 => Q(32),
      O => \result_A2[9]_i_2_n_0\
    );
\result_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A2_reg[15]\,
      I3 => Q(29),
      I4 => \result_A2_reg[15]_0\,
      I5 => Q(28),
      O => \result_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_J2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_J2_reg[15]\ : in STD_LOGIC;
    \result_J2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  signal \result_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_J2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[0]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[0]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[1]_i_3_n_0\,
      O => D(0)
    );
\result_J2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(69),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(68),
      O => \result_J2[0]_i_2_n_0\
    );
\result_J2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J2_reg[15]\,
      I3 => Q(65),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(64),
      O => \result_J2[0]_i_3_n_0\
    );
\result_J2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[10]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[10]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[11]_i_3_n_0\,
      O => D(10)
    );
\result_J2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(29),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(28),
      O => \result_J2[10]_i_2_n_0\
    );
\result_J2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J2_reg[15]\,
      I3 => Q(25),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(24),
      O => \result_J2[10]_i_3_n_0\
    );
\result_J2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[11]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[11]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[12]_i_3_n_0\,
      O => D(11)
    );
\result_J2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(25),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(24),
      O => \result_J2[11]_i_2_n_0\
    );
\result_J2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J2_reg[15]\,
      I3 => Q(21),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(20),
      O => \result_J2[11]_i_3_n_0\
    );
\result_J2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[12]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[12]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[13]_i_3_n_0\,
      O => D(12)
    );
\result_J2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(21),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(20),
      O => \result_J2[12]_i_2_n_0\
    );
\result_J2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J2_reg[15]\,
      I3 => Q(17),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(16),
      O => \result_J2[12]_i_3_n_0\
    );
\result_J2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[13]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[13]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[14]_i_3_n_0\,
      O => D(13)
    );
\result_J2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(17),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(16),
      O => \result_J2[13]_i_2_n_0\
    );
\result_J2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J2_reg[15]\,
      I3 => Q(13),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(12),
      O => \result_J2[13]_i_3_n_0\
    );
\result_J2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[14]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[14]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_J2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(13),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(12),
      O => \result_J2[14]_i_2_n_0\
    );
\result_J2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J2_reg[15]\,
      I3 => Q(9),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(8),
      O => \result_J2[14]_i_3_n_0\
    );
\result_J2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[15]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[15]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_J2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(9),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(8),
      O => \result_J2[15]_i_2_n_0\
    );
\result_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J2_reg[15]\,
      I3 => Q(5),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(4),
      O => \result_J2[15]_i_3_n_0\
    );
\result_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J2_reg[15]\,
      I3 => Q(1),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(0),
      O => \result_J2[15]_i_4_n_0\
    );
\result_J2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[1]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[1]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[2]_i_3_n_0\,
      O => D(1)
    );
\result_J2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(65),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(64),
      O => \result_J2[1]_i_2_n_0\
    );
\result_J2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J2_reg[15]\,
      I3 => Q(61),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(60),
      O => \result_J2[1]_i_3_n_0\
    );
\result_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[2]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[2]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[3]_i_3_n_0\,
      O => D(2)
    );
\result_J2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(61),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(60),
      O => \result_J2[2]_i_2_n_0\
    );
\result_J2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J2_reg[15]\,
      I3 => Q(57),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(56),
      O => \result_J2[2]_i_3_n_0\
    );
\result_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[3]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[3]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[4]_i_3_n_0\,
      O => D(3)
    );
\result_J2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(57),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(56),
      O => \result_J2[3]_i_2_n_0\
    );
\result_J2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J2_reg[15]\,
      I3 => Q(53),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(52),
      O => \result_J2[3]_i_3_n_0\
    );
\result_J2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[4]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[4]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[5]_i_3_n_0\,
      O => D(4)
    );
\result_J2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(53),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(52),
      O => \result_J2[4]_i_2_n_0\
    );
\result_J2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J2_reg[15]\,
      I3 => Q(49),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(48),
      O => \result_J2[4]_i_3_n_0\
    );
\result_J2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[5]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[5]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[6]_i_3_n_0\,
      O => D(5)
    );
\result_J2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(49),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(48),
      O => \result_J2[5]_i_2_n_0\
    );
\result_J2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J2_reg[15]\,
      I3 => Q(45),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(44),
      O => \result_J2[5]_i_3_n_0\
    );
\result_J2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[6]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[6]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[7]_i_3_n_0\,
      O => D(6)
    );
\result_J2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(45),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(44),
      O => \result_J2[6]_i_2_n_0\
    );
\result_J2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J2_reg[15]\,
      I3 => Q(41),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(40),
      O => \result_J2[6]_i_3_n_0\
    );
\result_J2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[7]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[7]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[8]_i_3_n_0\,
      O => D(7)
    );
\result_J2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(41),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(40),
      O => \result_J2[7]_i_2_n_0\
    );
\result_J2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J2_reg[15]\,
      I3 => Q(37),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(36),
      O => \result_J2[7]_i_3_n_0\
    );
\result_J2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[8]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[8]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[9]_i_3_n_0\,
      O => D(8)
    );
\result_J2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(37),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(36),
      O => \result_J2[8]_i_2_n_0\
    );
\result_J2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J2_reg[15]\,
      I3 => Q(33),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(32),
      O => \result_J2[8]_i_3_n_0\
    );
\result_J2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J2[9]_i_2_n_0\,
      I1 => \result_J2_reg[0]\(0),
      I2 => \result_J2[9]_i_3_n_0\,
      I3 => \result_J2_reg[1]\,
      I4 => \result_J2[10]_i_3_n_0\,
      O => D(9)
    );
\result_J2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J2_reg[15]\,
      I1 => \result_J2_reg[1]\,
      I2 => Q(33),
      I3 => \result_J2_reg[15]_0\,
      I4 => Q(32),
      O => \result_J2[9]_i_2_n_0\
    );
\result_J2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J2_reg[15]\,
      I3 => Q(29),
      I4 => \result_J2_reg[15]_0\,
      I5 => Q(28),
      O => \result_J2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  signal \result_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_K1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[0]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[0]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[1]_i_3_n_0\,
      O => D(0)
    );
\result_K1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(68),
      O => \result_K1[0]_i_2_n_0\
    );
\result_K1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(64),
      O => \result_K1[0]_i_3_n_0\
    );
\result_K1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[10]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[10]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[11]_i_3_n_0\,
      O => D(10)
    );
\result_K1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(28),
      O => \result_K1[10]_i_2_n_0\
    );
\result_K1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(24),
      O => \result_K1[10]_i_3_n_0\
    );
\result_K1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[11]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[11]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[12]_i_3_n_0\,
      O => D(11)
    );
\result_K1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(24),
      O => \result_K1[11]_i_2_n_0\
    );
\result_K1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(20),
      O => \result_K1[11]_i_3_n_0\
    );
\result_K1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[12]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[12]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[13]_i_3_n_0\,
      O => D(12)
    );
\result_K1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(20),
      O => \result_K1[12]_i_2_n_0\
    );
\result_K1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(16),
      O => \result_K1[12]_i_3_n_0\
    );
\result_K1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[13]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[13]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[14]_i_3_n_0\,
      O => D(13)
    );
\result_K1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(16),
      O => \result_K1[13]_i_2_n_0\
    );
\result_K1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(12),
      O => \result_K1[13]_i_3_n_0\
    );
\result_K1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[14]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[14]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_K1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(12),
      O => \result_K1[14]_i_2_n_0\
    );
\result_K1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(8),
      O => \result_K1[14]_i_3_n_0\
    );
\result_K1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[15]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[15]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_K1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(8),
      O => \result_K1[15]_i_2_n_0\
    );
\result_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(4),
      O => \result_K1[15]_i_3_n_0\
    );
\result_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(0),
      O => \result_K1[15]_i_4_n_0\
    );
\result_K1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[1]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[1]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[2]_i_3_n_0\,
      O => D(1)
    );
\result_K1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(64),
      O => \result_K1[1]_i_2_n_0\
    );
\result_K1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(60),
      O => \result_K1[1]_i_3_n_0\
    );
\result_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[2]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[2]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[3]_i_3_n_0\,
      O => D(2)
    );
\result_K1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(60),
      O => \result_K1[2]_i_2_n_0\
    );
\result_K1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(56),
      O => \result_K1[2]_i_3_n_0\
    );
\result_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[3]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[3]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[4]_i_3_n_0\,
      O => D(3)
    );
\result_K1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(56),
      O => \result_K1[3]_i_2_n_0\
    );
\result_K1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(52),
      O => \result_K1[3]_i_3_n_0\
    );
\result_K1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[4]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[4]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[5]_i_3_n_0\,
      O => D(4)
    );
\result_K1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(52),
      O => \result_K1[4]_i_2_n_0\
    );
\result_K1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(48),
      O => \result_K1[4]_i_3_n_0\
    );
\result_K1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[5]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[5]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[6]_i_3_n_0\,
      O => D(5)
    );
\result_K1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(48),
      O => \result_K1[5]_i_2_n_0\
    );
\result_K1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(44),
      O => \result_K1[5]_i_3_n_0\
    );
\result_K1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[6]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[6]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[7]_i_3_n_0\,
      O => D(6)
    );
\result_K1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(44),
      O => \result_K1[6]_i_2_n_0\
    );
\result_K1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(40),
      O => \result_K1[6]_i_3_n_0\
    );
\result_K1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[7]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[7]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[8]_i_3_n_0\,
      O => D(7)
    );
\result_K1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(40),
      O => \result_K1[7]_i_2_n_0\
    );
\result_K1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(36),
      O => \result_K1[7]_i_3_n_0\
    );
\result_K1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[8]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[8]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[9]_i_3_n_0\,
      O => D(8)
    );
\result_K1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(36),
      O => \result_K1[8]_i_2_n_0\
    );
\result_K1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(32),
      O => \result_K1[8]_i_3_n_0\
    );
\result_K1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K1[9]_i_2_n_0\,
      I1 => \result_K1_reg[0]\(3),
      I2 => \result_K1[9]_i_3_n_0\,
      I3 => \result_K1_reg[0]\(2),
      I4 => \result_K1[10]_i_3_n_0\,
      O => D(9)
    );
\result_K1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K1_reg[0]\(1),
      I1 => \result_K1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_K1_reg[0]\(0),
      I4 => Q(32),
      O => \result_K1[9]_i_2_n_0\
    );
\result_K1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(28),
      O => \result_K1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_K2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_K2_reg[15]\ : in STD_LOGIC;
    \result_K2_reg[15]_0\ : in STD_LOGIC;
    \result_K2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  signal \result_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_K2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[0]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[0]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[1]_i_3_n_0\,
      O => D(0)
    );
\result_K2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(69),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(68),
      O => \result_K2[0]_i_2_n_0\
    );
\result_K2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K2_reg[15]\,
      I3 => Q(65),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(64),
      O => \result_K2[0]_i_3_n_0\
    );
\result_K2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[10]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[10]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[11]_i_3_n_0\,
      O => D(10)
    );
\result_K2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(29),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(28),
      O => \result_K2[10]_i_2_n_0\
    );
\result_K2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K2_reg[15]\,
      I3 => Q(25),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(24),
      O => \result_K2[10]_i_3_n_0\
    );
\result_K2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[11]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[11]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[12]_i_3_n_0\,
      O => D(11)
    );
\result_K2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(25),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(24),
      O => \result_K2[11]_i_2_n_0\
    );
\result_K2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K2_reg[15]\,
      I3 => Q(21),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(20),
      O => \result_K2[11]_i_3_n_0\
    );
\result_K2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[12]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[12]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[13]_i_3_n_0\,
      O => D(12)
    );
\result_K2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(21),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(20),
      O => \result_K2[12]_i_2_n_0\
    );
\result_K2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K2_reg[15]\,
      I3 => Q(17),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(16),
      O => \result_K2[12]_i_3_n_0\
    );
\result_K2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[13]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[13]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[14]_i_3_n_0\,
      O => D(13)
    );
\result_K2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(17),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(16),
      O => \result_K2[13]_i_2_n_0\
    );
\result_K2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K2_reg[15]\,
      I3 => Q(13),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(12),
      O => \result_K2[13]_i_3_n_0\
    );
\result_K2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[14]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[14]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_K2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(13),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(12),
      O => \result_K2[14]_i_2_n_0\
    );
\result_K2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K2_reg[15]\,
      I3 => Q(9),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(8),
      O => \result_K2[14]_i_3_n_0\
    );
\result_K2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[15]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[15]_i_3_n_0\,
      I3 => \result_K2_reg[11]\,
      I4 => \result_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_K2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[11]\,
      I2 => Q(9),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(8),
      O => \result_K2[15]_i_2_n_0\
    );
\result_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K2_reg[15]\,
      I3 => Q(5),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(4),
      O => \result_K2[15]_i_3_n_0\
    );
\result_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K2_reg[15]\,
      I3 => Q(1),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(0),
      O => \result_K2[15]_i_4_n_0\
    );
\result_K2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[1]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[1]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[2]_i_3_n_0\,
      O => D(1)
    );
\result_K2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(65),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(64),
      O => \result_K2[1]_i_2_n_0\
    );
\result_K2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K2_reg[15]\,
      I3 => Q(61),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(60),
      O => \result_K2[1]_i_3_n_0\
    );
\result_K2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[2]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[2]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[3]_i_3_n_0\,
      O => D(2)
    );
\result_K2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(61),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(60),
      O => \result_K2[2]_i_2_n_0\
    );
\result_K2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K2_reg[15]\,
      I3 => Q(57),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(56),
      O => \result_K2[2]_i_3_n_0\
    );
\result_K2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[3]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[3]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[4]_i_3_n_0\,
      O => D(3)
    );
\result_K2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(57),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(56),
      O => \result_K2[3]_i_2_n_0\
    );
\result_K2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K2_reg[15]\,
      I3 => Q(53),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(52),
      O => \result_K2[3]_i_3_n_0\
    );
\result_K2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[4]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[4]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[5]_i_3_n_0\,
      O => D(4)
    );
\result_K2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(53),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(52),
      O => \result_K2[4]_i_2_n_0\
    );
\result_K2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K2_reg[15]\,
      I3 => Q(49),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(48),
      O => \result_K2[4]_i_3_n_0\
    );
\result_K2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[5]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[5]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[6]_i_3_n_0\,
      O => D(5)
    );
\result_K2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(49),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(48),
      O => \result_K2[5]_i_2_n_0\
    );
\result_K2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K2_reg[15]\,
      I3 => Q(45),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(44),
      O => \result_K2[5]_i_3_n_0\
    );
\result_K2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[6]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[6]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[7]_i_3_n_0\,
      O => D(6)
    );
\result_K2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(45),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(44),
      O => \result_K2[6]_i_2_n_0\
    );
\result_K2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K2_reg[15]\,
      I3 => Q(41),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(40),
      O => \result_K2[6]_i_3_n_0\
    );
\result_K2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[7]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[7]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[8]_i_3_n_0\,
      O => D(7)
    );
\result_K2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(41),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(40),
      O => \result_K2[7]_i_2_n_0\
    );
\result_K2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K2_reg[15]\,
      I3 => Q(37),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(36),
      O => \result_K2[7]_i_3_n_0\
    );
\result_K2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[8]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[8]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[9]_i_3_n_0\,
      O => D(8)
    );
\result_K2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(37),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(36),
      O => \result_K2[8]_i_2_n_0\
    );
\result_K2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K2_reg[15]\,
      I3 => Q(33),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(32),
      O => \result_K2[8]_i_3_n_0\
    );
\result_K2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_K2[9]_i_2_n_0\,
      I1 => \result_K2_reg[0]\(0),
      I2 => \result_K2[9]_i_3_n_0\,
      I3 => \result_K2_reg[1]\,
      I4 => \result_K2[10]_i_3_n_0\,
      O => D(9)
    );
\result_K2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_K2_reg[15]\,
      I1 => \result_K2_reg[1]\,
      I2 => Q(33),
      I3 => \result_K2_reg[15]_0\,
      I4 => Q(32),
      O => \result_K2[9]_i_2_n_0\
    );
\result_K2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K2_reg[15]\,
      I3 => Q(29),
      I4 => \result_K2_reg[15]_0\,
      I5 => Q(28),
      O => \result_K2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_L1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  signal \result_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_L1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[0]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[0]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[1]_i_3_n_0\,
      O => D(0)
    );
\result_L1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(69),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(68),
      O => \result_L1[0]_i_2_n_0\
    );
\result_L1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(64),
      O => \result_L1[0]_i_3_n_0\
    );
\result_L1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[10]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[10]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[11]_i_3_n_0\,
      O => D(10)
    );
\result_L1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(29),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(28),
      O => \result_L1[10]_i_2_n_0\
    );
\result_L1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(24),
      O => \result_L1[10]_i_3_n_0\
    );
\result_L1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[11]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[11]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[12]_i_3_n_0\,
      O => D(11)
    );
\result_L1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(25),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(24),
      O => \result_L1[11]_i_2_n_0\
    );
\result_L1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(20),
      O => \result_L1[11]_i_3_n_0\
    );
\result_L1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[12]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[12]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[13]_i_3_n_0\,
      O => D(12)
    );
\result_L1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(21),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(20),
      O => \result_L1[12]_i_2_n_0\
    );
\result_L1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(16),
      O => \result_L1[12]_i_3_n_0\
    );
\result_L1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[13]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[13]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[14]_i_3_n_0\,
      O => D(13)
    );
\result_L1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(17),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(16),
      O => \result_L1[13]_i_2_n_0\
    );
\result_L1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(12),
      O => \result_L1[13]_i_3_n_0\
    );
\result_L1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[14]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[14]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_L1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(13),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(12),
      O => \result_L1[14]_i_2_n_0\
    );
\result_L1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(8),
      O => \result_L1[14]_i_3_n_0\
    );
\result_L1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[15]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[15]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_L1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(9),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(8),
      O => \result_L1[15]_i_2_n_0\
    );
\result_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(4),
      O => \result_L1[15]_i_3_n_0\
    );
\result_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(0),
      O => \result_L1[15]_i_4_n_0\
    );
\result_L1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[1]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[1]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[2]_i_3_n_0\,
      O => D(1)
    );
\result_L1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(65),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(64),
      O => \result_L1[1]_i_2_n_0\
    );
\result_L1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(60),
      O => \result_L1[1]_i_3_n_0\
    );
\result_L1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[2]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[2]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[3]_i_3_n_0\,
      O => D(2)
    );
\result_L1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(61),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(60),
      O => \result_L1[2]_i_2_n_0\
    );
\result_L1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(56),
      O => \result_L1[2]_i_3_n_0\
    );
\result_L1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[3]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[3]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[4]_i_3_n_0\,
      O => D(3)
    );
\result_L1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(57),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(56),
      O => \result_L1[3]_i_2_n_0\
    );
\result_L1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(52),
      O => \result_L1[3]_i_3_n_0\
    );
\result_L1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[4]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[4]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[5]_i_3_n_0\,
      O => D(4)
    );
\result_L1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(53),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(52),
      O => \result_L1[4]_i_2_n_0\
    );
\result_L1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(48),
      O => \result_L1[4]_i_3_n_0\
    );
\result_L1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[5]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[5]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[6]_i_3_n_0\,
      O => D(5)
    );
\result_L1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(49),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(48),
      O => \result_L1[5]_i_2_n_0\
    );
\result_L1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(44),
      O => \result_L1[5]_i_3_n_0\
    );
\result_L1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[6]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[6]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[7]_i_3_n_0\,
      O => D(6)
    );
\result_L1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(45),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(44),
      O => \result_L1[6]_i_2_n_0\
    );
\result_L1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(40),
      O => \result_L1[6]_i_3_n_0\
    );
\result_L1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[7]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[7]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[8]_i_3_n_0\,
      O => D(7)
    );
\result_L1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(41),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(40),
      O => \result_L1[7]_i_2_n_0\
    );
\result_L1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(36),
      O => \result_L1[7]_i_3_n_0\
    );
\result_L1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[8]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[8]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[9]_i_3_n_0\,
      O => D(8)
    );
\result_L1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(37),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(36),
      O => \result_L1[8]_i_2_n_0\
    );
\result_L1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(32),
      O => \result_L1[8]_i_3_n_0\
    );
\result_L1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L1[9]_i_2_n_0\,
      I1 => \result_L1_reg[0]\(2),
      I2 => \result_L1[9]_i_3_n_0\,
      I3 => \result_L1_reg[1]\,
      I4 => \result_L1[10]_i_3_n_0\,
      O => D(9)
    );
\result_L1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L1_reg[0]\(1),
      I1 => \result_L1_reg[1]\,
      I2 => Q(33),
      I3 => \result_L1_reg[0]\(0),
      I4 => Q(32),
      O => \result_L1[9]_i_2_n_0\
    );
\result_L1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(28),
      O => \result_L1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_L2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_L2_reg[15]\ : in STD_LOGIC;
    \result_L2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  signal \result_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_L2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[0]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[0]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[1]_i_3_n_0\,
      O => D(0)
    );
\result_L2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(69),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(68),
      O => \result_L2[0]_i_2_n_0\
    );
\result_L2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L2_reg[15]\,
      I3 => Q(65),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(64),
      O => \result_L2[0]_i_3_n_0\
    );
\result_L2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[10]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[10]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[11]_i_3_n_0\,
      O => D(10)
    );
\result_L2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(29),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(28),
      O => \result_L2[10]_i_2_n_0\
    );
\result_L2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L2_reg[15]\,
      I3 => Q(25),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(24),
      O => \result_L2[10]_i_3_n_0\
    );
\result_L2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[11]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[11]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[12]_i_3_n_0\,
      O => D(11)
    );
\result_L2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(25),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(24),
      O => \result_L2[11]_i_2_n_0\
    );
\result_L2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L2_reg[15]\,
      I3 => Q(21),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(20),
      O => \result_L2[11]_i_3_n_0\
    );
\result_L2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[12]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[12]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[13]_i_3_n_0\,
      O => D(12)
    );
\result_L2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(21),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(20),
      O => \result_L2[12]_i_2_n_0\
    );
\result_L2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L2_reg[15]\,
      I3 => Q(17),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(16),
      O => \result_L2[12]_i_3_n_0\
    );
\result_L2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[13]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[13]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[14]_i_3_n_0\,
      O => D(13)
    );
\result_L2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(17),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(16),
      O => \result_L2[13]_i_2_n_0\
    );
\result_L2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L2_reg[15]\,
      I3 => Q(13),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(12),
      O => \result_L2[13]_i_3_n_0\
    );
\result_L2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[14]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[14]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_L2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(13),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(12),
      O => \result_L2[14]_i_2_n_0\
    );
\result_L2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L2_reg[15]\,
      I3 => Q(9),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(8),
      O => \result_L2[14]_i_3_n_0\
    );
\result_L2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[15]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[15]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_L2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(9),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(8),
      O => \result_L2[15]_i_2_n_0\
    );
\result_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L2_reg[15]\,
      I3 => Q(5),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(4),
      O => \result_L2[15]_i_3_n_0\
    );
\result_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L2_reg[15]\,
      I3 => Q(1),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(0),
      O => \result_L2[15]_i_4_n_0\
    );
\result_L2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[1]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[1]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[2]_i_3_n_0\,
      O => D(1)
    );
\result_L2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(65),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(64),
      O => \result_L2[1]_i_2_n_0\
    );
\result_L2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L2_reg[15]\,
      I3 => Q(61),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(60),
      O => \result_L2[1]_i_3_n_0\
    );
\result_L2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[2]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[2]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[3]_i_3_n_0\,
      O => D(2)
    );
\result_L2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(61),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(60),
      O => \result_L2[2]_i_2_n_0\
    );
\result_L2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L2_reg[15]\,
      I3 => Q(57),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(56),
      O => \result_L2[2]_i_3_n_0\
    );
\result_L2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[3]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[3]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[4]_i_3_n_0\,
      O => D(3)
    );
\result_L2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(57),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(56),
      O => \result_L2[3]_i_2_n_0\
    );
\result_L2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L2_reg[15]\,
      I3 => Q(53),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(52),
      O => \result_L2[3]_i_3_n_0\
    );
\result_L2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[4]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[4]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[5]_i_3_n_0\,
      O => D(4)
    );
\result_L2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(53),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(52),
      O => \result_L2[4]_i_2_n_0\
    );
\result_L2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L2_reg[15]\,
      I3 => Q(49),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(48),
      O => \result_L2[4]_i_3_n_0\
    );
\result_L2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[5]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[5]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[6]_i_3_n_0\,
      O => D(5)
    );
\result_L2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(49),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(48),
      O => \result_L2[5]_i_2_n_0\
    );
\result_L2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L2_reg[15]\,
      I3 => Q(45),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(44),
      O => \result_L2[5]_i_3_n_0\
    );
\result_L2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[6]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[6]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[7]_i_3_n_0\,
      O => D(6)
    );
\result_L2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(45),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(44),
      O => \result_L2[6]_i_2_n_0\
    );
\result_L2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L2_reg[15]\,
      I3 => Q(41),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(40),
      O => \result_L2[6]_i_3_n_0\
    );
\result_L2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[7]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[7]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[8]_i_3_n_0\,
      O => D(7)
    );
\result_L2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(41),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(40),
      O => \result_L2[7]_i_2_n_0\
    );
\result_L2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L2_reg[15]\,
      I3 => Q(37),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(36),
      O => \result_L2[7]_i_3_n_0\
    );
\result_L2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[8]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[8]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[9]_i_3_n_0\,
      O => D(8)
    );
\result_L2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(37),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(36),
      O => \result_L2[8]_i_2_n_0\
    );
\result_L2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L2_reg[15]\,
      I3 => Q(33),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(32),
      O => \result_L2[8]_i_3_n_0\
    );
\result_L2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_L2[9]_i_2_n_0\,
      I1 => \result_L2_reg[0]\(0),
      I2 => \result_L2[9]_i_3_n_0\,
      I3 => \result_L2_reg[1]\,
      I4 => \result_L2[10]_i_3_n_0\,
      O => D(9)
    );
\result_L2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_L2_reg[15]\,
      I1 => \result_L2_reg[1]\,
      I2 => Q(33),
      I3 => \result_L2_reg[15]_0\,
      I4 => Q(32),
      O => \result_L2[9]_i_2_n_0\
    );
\result_L2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L2_reg[15]\,
      I3 => Q(29),
      I4 => \result_L2_reg[15]_0\,
      I5 => Q(28),
      O => \result_L2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  signal \result_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_M1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[0]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[0]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[1]_i_3_n_0\,
      O => D(0)
    );
\result_M1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(68),
      O => \result_M1[0]_i_2_n_0\
    );
\result_M1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(64),
      O => \result_M1[0]_i_3_n_0\
    );
\result_M1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[10]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[10]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[11]_i_3_n_0\,
      O => D(10)
    );
\result_M1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(28),
      O => \result_M1[10]_i_2_n_0\
    );
\result_M1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(24),
      O => \result_M1[10]_i_3_n_0\
    );
\result_M1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[11]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[11]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[12]_i_3_n_0\,
      O => D(11)
    );
\result_M1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(24),
      O => \result_M1[11]_i_2_n_0\
    );
\result_M1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(20),
      O => \result_M1[11]_i_3_n_0\
    );
\result_M1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[12]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[12]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[13]_i_3_n_0\,
      O => D(12)
    );
\result_M1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(20),
      O => \result_M1[12]_i_2_n_0\
    );
\result_M1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(16),
      O => \result_M1[12]_i_3_n_0\
    );
\result_M1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[13]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[13]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[14]_i_3_n_0\,
      O => D(13)
    );
\result_M1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(16),
      O => \result_M1[13]_i_2_n_0\
    );
\result_M1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(12),
      O => \result_M1[13]_i_3_n_0\
    );
\result_M1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[14]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[14]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_M1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(12),
      O => \result_M1[14]_i_2_n_0\
    );
\result_M1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(8),
      O => \result_M1[14]_i_3_n_0\
    );
\result_M1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[15]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[15]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_M1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(8),
      O => \result_M1[15]_i_2_n_0\
    );
\result_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(4),
      O => \result_M1[15]_i_3_n_0\
    );
\result_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(0),
      O => \result_M1[15]_i_4_n_0\
    );
\result_M1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[1]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[1]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[2]_i_3_n_0\,
      O => D(1)
    );
\result_M1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(64),
      O => \result_M1[1]_i_2_n_0\
    );
\result_M1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(60),
      O => \result_M1[1]_i_3_n_0\
    );
\result_M1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[2]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[2]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[3]_i_3_n_0\,
      O => D(2)
    );
\result_M1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(60),
      O => \result_M1[2]_i_2_n_0\
    );
\result_M1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(56),
      O => \result_M1[2]_i_3_n_0\
    );
\result_M1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[3]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[3]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[4]_i_3_n_0\,
      O => D(3)
    );
\result_M1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(56),
      O => \result_M1[3]_i_2_n_0\
    );
\result_M1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(52),
      O => \result_M1[3]_i_3_n_0\
    );
\result_M1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[4]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[4]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[5]_i_3_n_0\,
      O => D(4)
    );
\result_M1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(52),
      O => \result_M1[4]_i_2_n_0\
    );
\result_M1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(48),
      O => \result_M1[4]_i_3_n_0\
    );
\result_M1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[5]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[5]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[6]_i_3_n_0\,
      O => D(5)
    );
\result_M1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(48),
      O => \result_M1[5]_i_2_n_0\
    );
\result_M1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(44),
      O => \result_M1[5]_i_3_n_0\
    );
\result_M1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[6]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[6]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[7]_i_3_n_0\,
      O => D(6)
    );
\result_M1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(44),
      O => \result_M1[6]_i_2_n_0\
    );
\result_M1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(40),
      O => \result_M1[6]_i_3_n_0\
    );
\result_M1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[7]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[7]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[8]_i_3_n_0\,
      O => D(7)
    );
\result_M1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(40),
      O => \result_M1[7]_i_2_n_0\
    );
\result_M1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(36),
      O => \result_M1[7]_i_3_n_0\
    );
\result_M1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[8]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[8]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[9]_i_3_n_0\,
      O => D(8)
    );
\result_M1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(36),
      O => \result_M1[8]_i_2_n_0\
    );
\result_M1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(32),
      O => \result_M1[8]_i_3_n_0\
    );
\result_M1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M1[9]_i_2_n_0\,
      I1 => \result_M1_reg[0]\(3),
      I2 => \result_M1[9]_i_3_n_0\,
      I3 => \result_M1_reg[0]\(2),
      I4 => \result_M1[10]_i_3_n_0\,
      O => D(9)
    );
\result_M1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M1_reg[0]\(1),
      I1 => \result_M1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_M1_reg[0]\(0),
      I4 => Q(32),
      O => \result_M1[9]_i_2_n_0\
    );
\result_M1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(28),
      O => \result_M1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_M2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_M2_reg[15]\ : in STD_LOGIC;
    \result_M2_reg[15]_0\ : in STD_LOGIC;
    \result_M2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  signal \result_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_M2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[0]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[0]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[1]_i_3_n_0\,
      O => D(0)
    );
\result_M2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(69),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(68),
      O => \result_M2[0]_i_2_n_0\
    );
\result_M2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M2_reg[15]\,
      I3 => Q(65),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(64),
      O => \result_M2[0]_i_3_n_0\
    );
\result_M2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[10]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[10]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[11]_i_3_n_0\,
      O => D(10)
    );
\result_M2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(29),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(28),
      O => \result_M2[10]_i_2_n_0\
    );
\result_M2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M2_reg[15]\,
      I3 => Q(25),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(24),
      O => \result_M2[10]_i_3_n_0\
    );
\result_M2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[11]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[11]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[12]_i_3_n_0\,
      O => D(11)
    );
\result_M2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(25),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(24),
      O => \result_M2[11]_i_2_n_0\
    );
\result_M2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M2_reg[15]\,
      I3 => Q(21),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(20),
      O => \result_M2[11]_i_3_n_0\
    );
\result_M2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[12]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[12]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[13]_i_3_n_0\,
      O => D(12)
    );
\result_M2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(21),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(20),
      O => \result_M2[12]_i_2_n_0\
    );
\result_M2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M2_reg[15]\,
      I3 => Q(17),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(16),
      O => \result_M2[12]_i_3_n_0\
    );
\result_M2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[13]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[13]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[14]_i_3_n_0\,
      O => D(13)
    );
\result_M2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(17),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(16),
      O => \result_M2[13]_i_2_n_0\
    );
\result_M2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M2_reg[15]\,
      I3 => Q(13),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(12),
      O => \result_M2[13]_i_3_n_0\
    );
\result_M2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[14]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[14]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_M2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(13),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(12),
      O => \result_M2[14]_i_2_n_0\
    );
\result_M2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M2_reg[15]\,
      I3 => Q(9),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(8),
      O => \result_M2[14]_i_3_n_0\
    );
\result_M2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[15]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[15]_i_3_n_0\,
      I3 => \result_M2_reg[11]\,
      I4 => \result_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_M2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[11]\,
      I2 => Q(9),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(8),
      O => \result_M2[15]_i_2_n_0\
    );
\result_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M2_reg[15]\,
      I3 => Q(5),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(4),
      O => \result_M2[15]_i_3_n_0\
    );
\result_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M2_reg[15]\,
      I3 => Q(1),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(0),
      O => \result_M2[15]_i_4_n_0\
    );
\result_M2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[1]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[1]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[2]_i_3_n_0\,
      O => D(1)
    );
\result_M2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(65),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(64),
      O => \result_M2[1]_i_2_n_0\
    );
\result_M2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M2_reg[15]\,
      I3 => Q(61),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(60),
      O => \result_M2[1]_i_3_n_0\
    );
\result_M2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[2]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[2]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[3]_i_3_n_0\,
      O => D(2)
    );
\result_M2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(61),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(60),
      O => \result_M2[2]_i_2_n_0\
    );
\result_M2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M2_reg[15]\,
      I3 => Q(57),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(56),
      O => \result_M2[2]_i_3_n_0\
    );
\result_M2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[3]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[3]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[4]_i_3_n_0\,
      O => D(3)
    );
\result_M2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(57),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(56),
      O => \result_M2[3]_i_2_n_0\
    );
\result_M2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M2_reg[15]\,
      I3 => Q(53),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(52),
      O => \result_M2[3]_i_3_n_0\
    );
\result_M2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[4]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[4]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[5]_i_3_n_0\,
      O => D(4)
    );
\result_M2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(53),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(52),
      O => \result_M2[4]_i_2_n_0\
    );
\result_M2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M2_reg[15]\,
      I3 => Q(49),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(48),
      O => \result_M2[4]_i_3_n_0\
    );
\result_M2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[5]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[5]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[6]_i_3_n_0\,
      O => D(5)
    );
\result_M2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(49),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(48),
      O => \result_M2[5]_i_2_n_0\
    );
\result_M2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M2_reg[15]\,
      I3 => Q(45),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(44),
      O => \result_M2[5]_i_3_n_0\
    );
\result_M2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[6]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[6]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[7]_i_3_n_0\,
      O => D(6)
    );
\result_M2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(45),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(44),
      O => \result_M2[6]_i_2_n_0\
    );
\result_M2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M2_reg[15]\,
      I3 => Q(41),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(40),
      O => \result_M2[6]_i_3_n_0\
    );
\result_M2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[7]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[7]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[8]_i_3_n_0\,
      O => D(7)
    );
\result_M2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(41),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(40),
      O => \result_M2[7]_i_2_n_0\
    );
\result_M2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M2_reg[15]\,
      I3 => Q(37),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(36),
      O => \result_M2[7]_i_3_n_0\
    );
\result_M2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[8]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[8]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[9]_i_3_n_0\,
      O => D(8)
    );
\result_M2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(37),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(36),
      O => \result_M2[8]_i_2_n_0\
    );
\result_M2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M2_reg[15]\,
      I3 => Q(33),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(32),
      O => \result_M2[8]_i_3_n_0\
    );
\result_M2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_M2[9]_i_2_n_0\,
      I1 => \result_M2_reg[0]\(0),
      I2 => \result_M2[9]_i_3_n_0\,
      I3 => \result_M2_reg[1]\,
      I4 => \result_M2[10]_i_3_n_0\,
      O => D(9)
    );
\result_M2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_M2_reg[15]\,
      I1 => \result_M2_reg[1]\,
      I2 => Q(33),
      I3 => \result_M2_reg[15]_0\,
      I4 => Q(32),
      O => \result_M2[9]_i_2_n_0\
    );
\result_M2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M2_reg[15]\,
      I3 => Q(29),
      I4 => \result_M2_reg[15]_0\,
      I5 => Q(28),
      O => \result_M2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_N1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  signal \result_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_N1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[0]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[0]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[1]_i_3_n_0\,
      O => D(0)
    );
\result_N1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(69),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(68),
      O => \result_N1[0]_i_2_n_0\
    );
\result_N1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(64),
      O => \result_N1[0]_i_3_n_0\
    );
\result_N1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[10]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[10]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[11]_i_3_n_0\,
      O => D(10)
    );
\result_N1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(29),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(28),
      O => \result_N1[10]_i_2_n_0\
    );
\result_N1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(24),
      O => \result_N1[10]_i_3_n_0\
    );
\result_N1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[11]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[11]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[12]_i_3_n_0\,
      O => D(11)
    );
\result_N1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(25),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(24),
      O => \result_N1[11]_i_2_n_0\
    );
\result_N1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(20),
      O => \result_N1[11]_i_3_n_0\
    );
\result_N1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[12]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[12]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[13]_i_3_n_0\,
      O => D(12)
    );
\result_N1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(21),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(20),
      O => \result_N1[12]_i_2_n_0\
    );
\result_N1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(16),
      O => \result_N1[12]_i_3_n_0\
    );
\result_N1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[13]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[13]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[14]_i_3_n_0\,
      O => D(13)
    );
\result_N1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(17),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(16),
      O => \result_N1[13]_i_2_n_0\
    );
\result_N1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(12),
      O => \result_N1[13]_i_3_n_0\
    );
\result_N1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[14]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[14]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_N1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(13),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(12),
      O => \result_N1[14]_i_2_n_0\
    );
\result_N1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(8),
      O => \result_N1[14]_i_3_n_0\
    );
\result_N1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[15]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[15]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_N1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(9),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(8),
      O => \result_N1[15]_i_2_n_0\
    );
\result_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(4),
      O => \result_N1[15]_i_3_n_0\
    );
\result_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(0),
      O => \result_N1[15]_i_4_n_0\
    );
\result_N1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[1]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[1]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[2]_i_3_n_0\,
      O => D(1)
    );
\result_N1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(65),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(64),
      O => \result_N1[1]_i_2_n_0\
    );
\result_N1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(60),
      O => \result_N1[1]_i_3_n_0\
    );
\result_N1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[2]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[2]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[3]_i_3_n_0\,
      O => D(2)
    );
\result_N1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(61),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(60),
      O => \result_N1[2]_i_2_n_0\
    );
\result_N1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(56),
      O => \result_N1[2]_i_3_n_0\
    );
\result_N1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[3]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[3]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[4]_i_3_n_0\,
      O => D(3)
    );
\result_N1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(57),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(56),
      O => \result_N1[3]_i_2_n_0\
    );
\result_N1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(52),
      O => \result_N1[3]_i_3_n_0\
    );
\result_N1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[4]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[4]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[5]_i_3_n_0\,
      O => D(4)
    );
\result_N1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(53),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(52),
      O => \result_N1[4]_i_2_n_0\
    );
\result_N1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(48),
      O => \result_N1[4]_i_3_n_0\
    );
\result_N1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[5]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[5]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[6]_i_3_n_0\,
      O => D(5)
    );
\result_N1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(49),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(48),
      O => \result_N1[5]_i_2_n_0\
    );
\result_N1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(44),
      O => \result_N1[5]_i_3_n_0\
    );
\result_N1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[6]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[6]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[7]_i_3_n_0\,
      O => D(6)
    );
\result_N1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(45),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(44),
      O => \result_N1[6]_i_2_n_0\
    );
\result_N1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(40),
      O => \result_N1[6]_i_3_n_0\
    );
\result_N1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[7]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[7]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[8]_i_3_n_0\,
      O => D(7)
    );
\result_N1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(41),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(40),
      O => \result_N1[7]_i_2_n_0\
    );
\result_N1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(36),
      O => \result_N1[7]_i_3_n_0\
    );
\result_N1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[8]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[8]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[9]_i_3_n_0\,
      O => D(8)
    );
\result_N1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(37),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(36),
      O => \result_N1[8]_i_2_n_0\
    );
\result_N1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(32),
      O => \result_N1[8]_i_3_n_0\
    );
\result_N1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N1[9]_i_2_n_0\,
      I1 => \result_N1_reg[0]\(2),
      I2 => \result_N1[9]_i_3_n_0\,
      I3 => \result_N1_reg[1]\,
      I4 => \result_N1[10]_i_3_n_0\,
      O => D(9)
    );
\result_N1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N1_reg[0]\(1),
      I1 => \result_N1_reg[1]\,
      I2 => Q(33),
      I3 => \result_N1_reg[0]\(0),
      I4 => Q(32),
      O => \result_N1[9]_i_2_n_0\
    );
\result_N1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(28),
      O => \result_N1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_N2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_N2_reg[15]\ : in STD_LOGIC;
    \result_N2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  signal \result_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_N2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[0]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[0]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[1]_i_3_n_0\,
      O => D(0)
    );
\result_N2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(69),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(68),
      O => \result_N2[0]_i_2_n_0\
    );
\result_N2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N2_reg[15]\,
      I3 => Q(65),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(64),
      O => \result_N2[0]_i_3_n_0\
    );
\result_N2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[10]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[10]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[11]_i_3_n_0\,
      O => D(10)
    );
\result_N2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(29),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(28),
      O => \result_N2[10]_i_2_n_0\
    );
\result_N2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N2_reg[15]\,
      I3 => Q(25),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(24),
      O => \result_N2[10]_i_3_n_0\
    );
\result_N2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[11]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[11]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[12]_i_3_n_0\,
      O => D(11)
    );
\result_N2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(25),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(24),
      O => \result_N2[11]_i_2_n_0\
    );
\result_N2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N2_reg[15]\,
      I3 => Q(21),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(20),
      O => \result_N2[11]_i_3_n_0\
    );
\result_N2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[12]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[12]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[13]_i_3_n_0\,
      O => D(12)
    );
\result_N2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(21),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(20),
      O => \result_N2[12]_i_2_n_0\
    );
\result_N2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N2_reg[15]\,
      I3 => Q(17),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(16),
      O => \result_N2[12]_i_3_n_0\
    );
\result_N2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[13]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[13]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[14]_i_3_n_0\,
      O => D(13)
    );
\result_N2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(17),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(16),
      O => \result_N2[13]_i_2_n_0\
    );
\result_N2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N2_reg[15]\,
      I3 => Q(13),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(12),
      O => \result_N2[13]_i_3_n_0\
    );
\result_N2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[14]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[14]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_N2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(13),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(12),
      O => \result_N2[14]_i_2_n_0\
    );
\result_N2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N2_reg[15]\,
      I3 => Q(9),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(8),
      O => \result_N2[14]_i_3_n_0\
    );
\result_N2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[15]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[15]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_N2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(9),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(8),
      O => \result_N2[15]_i_2_n_0\
    );
\result_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N2_reg[15]\,
      I3 => Q(5),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(4),
      O => \result_N2[15]_i_3_n_0\
    );
\result_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N2_reg[15]\,
      I3 => Q(1),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(0),
      O => \result_N2[15]_i_4_n_0\
    );
\result_N2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[1]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[1]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[2]_i_3_n_0\,
      O => D(1)
    );
\result_N2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(65),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(64),
      O => \result_N2[1]_i_2_n_0\
    );
\result_N2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N2_reg[15]\,
      I3 => Q(61),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(60),
      O => \result_N2[1]_i_3_n_0\
    );
\result_N2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[2]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[2]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[3]_i_3_n_0\,
      O => D(2)
    );
\result_N2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(61),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(60),
      O => \result_N2[2]_i_2_n_0\
    );
\result_N2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N2_reg[15]\,
      I3 => Q(57),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(56),
      O => \result_N2[2]_i_3_n_0\
    );
\result_N2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[3]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[3]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[4]_i_3_n_0\,
      O => D(3)
    );
\result_N2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(57),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(56),
      O => \result_N2[3]_i_2_n_0\
    );
\result_N2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N2_reg[15]\,
      I3 => Q(53),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(52),
      O => \result_N2[3]_i_3_n_0\
    );
\result_N2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[4]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[4]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[5]_i_3_n_0\,
      O => D(4)
    );
\result_N2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(53),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(52),
      O => \result_N2[4]_i_2_n_0\
    );
\result_N2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N2_reg[15]\,
      I3 => Q(49),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(48),
      O => \result_N2[4]_i_3_n_0\
    );
\result_N2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[5]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[5]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[6]_i_3_n_0\,
      O => D(5)
    );
\result_N2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(49),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(48),
      O => \result_N2[5]_i_2_n_0\
    );
\result_N2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N2_reg[15]\,
      I3 => Q(45),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(44),
      O => \result_N2[5]_i_3_n_0\
    );
\result_N2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[6]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[6]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[7]_i_3_n_0\,
      O => D(6)
    );
\result_N2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(45),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(44),
      O => \result_N2[6]_i_2_n_0\
    );
\result_N2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N2_reg[15]\,
      I3 => Q(41),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(40),
      O => \result_N2[6]_i_3_n_0\
    );
\result_N2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[7]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[7]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[8]_i_3_n_0\,
      O => D(7)
    );
\result_N2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(41),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(40),
      O => \result_N2[7]_i_2_n_0\
    );
\result_N2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N2_reg[15]\,
      I3 => Q(37),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(36),
      O => \result_N2[7]_i_3_n_0\
    );
\result_N2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[8]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[8]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[9]_i_3_n_0\,
      O => D(8)
    );
\result_N2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(37),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(36),
      O => \result_N2[8]_i_2_n_0\
    );
\result_N2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N2_reg[15]\,
      I3 => Q(33),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(32),
      O => \result_N2[8]_i_3_n_0\
    );
\result_N2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_N2[9]_i_2_n_0\,
      I1 => \result_N2_reg[0]\(0),
      I2 => \result_N2[9]_i_3_n_0\,
      I3 => \result_N2_reg[1]\,
      I4 => \result_N2[10]_i_3_n_0\,
      O => D(9)
    );
\result_N2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_N2_reg[15]\,
      I1 => \result_N2_reg[1]\,
      I2 => Q(33),
      I3 => \result_N2_reg[15]_0\,
      I4 => Q(32),
      O => \result_N2[9]_i_2_n_0\
    );
\result_N2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N2_reg[15]\,
      I3 => Q(29),
      I4 => \result_N2_reg[15]_0\,
      I5 => Q(28),
      O => \result_N2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_F2_reg[15]\ : in STD_LOGIC;
    \result_F2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  signal \result_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[0]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[0]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(68),
      O => \result_F2[0]_i_2_n_0\
    );
\result_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F2_reg[15]\,
      I3 => Q(65),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(64),
      O => \result_F2[0]_i_3_n_0\
    );
\result_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[10]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[10]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(28),
      O => \result_F2[10]_i_2_n_0\
    );
\result_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F2_reg[15]\,
      I3 => Q(25),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(24),
      O => \result_F2[10]_i_3_n_0\
    );
\result_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[11]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[11]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(24),
      O => \result_F2[11]_i_2_n_0\
    );
\result_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F2_reg[15]\,
      I3 => Q(21),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(20),
      O => \result_F2[11]_i_3_n_0\
    );
\result_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[12]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[12]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(20),
      O => \result_F2[12]_i_2_n_0\
    );
\result_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F2_reg[15]\,
      I3 => Q(17),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(16),
      O => \result_F2[12]_i_3_n_0\
    );
\result_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[13]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[13]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(16),
      O => \result_F2[13]_i_2_n_0\
    );
\result_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F2_reg[15]\,
      I3 => Q(13),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(12),
      O => \result_F2[13]_i_3_n_0\
    );
\result_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[14]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[14]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(12),
      O => \result_F2[14]_i_2_n_0\
    );
\result_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F2_reg[15]\,
      I3 => Q(9),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(8),
      O => \result_F2[14]_i_3_n_0\
    );
\result_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[15]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[15]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(8),
      O => \result_F2[15]_i_2_n_0\
    );
\result_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F2_reg[15]\,
      I3 => Q(5),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(4),
      O => \result_F2[15]_i_3_n_0\
    );
\result_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F2_reg[15]\,
      I3 => Q(1),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(0),
      O => \result_F2[15]_i_4_n_0\
    );
\result_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[1]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[1]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(64),
      O => \result_F2[1]_i_2_n_0\
    );
\result_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F2_reg[15]\,
      I3 => Q(61),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(60),
      O => \result_F2[1]_i_3_n_0\
    );
\result_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[2]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[2]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(60),
      O => \result_F2[2]_i_2_n_0\
    );
\result_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F2_reg[15]\,
      I3 => Q(57),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(56),
      O => \result_F2[2]_i_3_n_0\
    );
\result_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[3]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[3]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(56),
      O => \result_F2[3]_i_2_n_0\
    );
\result_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F2_reg[15]\,
      I3 => Q(53),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(52),
      O => \result_F2[3]_i_3_n_0\
    );
\result_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[4]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[4]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(52),
      O => \result_F2[4]_i_2_n_0\
    );
\result_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F2_reg[15]\,
      I3 => Q(49),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(48),
      O => \result_F2[4]_i_3_n_0\
    );
\result_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[5]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[5]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(48),
      O => \result_F2[5]_i_2_n_0\
    );
\result_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F2_reg[15]\,
      I3 => Q(45),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(44),
      O => \result_F2[5]_i_3_n_0\
    );
\result_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[6]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[6]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(44),
      O => \result_F2[6]_i_2_n_0\
    );
\result_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F2_reg[15]\,
      I3 => Q(41),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(40),
      O => \result_F2[6]_i_3_n_0\
    );
\result_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[7]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[7]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(40),
      O => \result_F2[7]_i_2_n_0\
    );
\result_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F2_reg[15]\,
      I3 => Q(37),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(36),
      O => \result_F2[7]_i_3_n_0\
    );
\result_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[8]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[8]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(36),
      O => \result_F2[8]_i_2_n_0\
    );
\result_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F2_reg[15]\,
      I3 => Q(33),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(32),
      O => \result_F2[8]_i_3_n_0\
    );
\result_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[9]_i_2_n_0\,
      I1 => \result_F2_reg[0]\(1),
      I2 => \result_F2[9]_i_3_n_0\,
      I3 => \result_F2_reg[0]\(0),
      I4 => \result_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\,
      I1 => \result_F2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_F2_reg[15]_0\,
      I4 => Q(32),
      O => \result_F2[9]_i_2_n_0\
    );
\result_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F2_reg[15]\,
      I3 => Q(29),
      I4 => \result_F2_reg[15]_0\,
      I5 => Q(28),
      O => \result_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  signal \result_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_O1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[0]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[0]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[1]_i_3_n_0\,
      O => D(0)
    );
\result_O1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(68),
      O => \result_O1[0]_i_2_n_0\
    );
\result_O1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(64),
      O => \result_O1[0]_i_3_n_0\
    );
\result_O1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[10]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[10]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[11]_i_3_n_0\,
      O => D(10)
    );
\result_O1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(28),
      O => \result_O1[10]_i_2_n_0\
    );
\result_O1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(24),
      O => \result_O1[10]_i_3_n_0\
    );
\result_O1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[11]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[11]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[12]_i_3_n_0\,
      O => D(11)
    );
\result_O1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(24),
      O => \result_O1[11]_i_2_n_0\
    );
\result_O1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(20),
      O => \result_O1[11]_i_3_n_0\
    );
\result_O1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[12]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[12]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[13]_i_3_n_0\,
      O => D(12)
    );
\result_O1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(20),
      O => \result_O1[12]_i_2_n_0\
    );
\result_O1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(16),
      O => \result_O1[12]_i_3_n_0\
    );
\result_O1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[13]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[13]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[14]_i_3_n_0\,
      O => D(13)
    );
\result_O1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(16),
      O => \result_O1[13]_i_2_n_0\
    );
\result_O1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(12),
      O => \result_O1[13]_i_3_n_0\
    );
\result_O1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[14]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[14]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_O1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(12),
      O => \result_O1[14]_i_2_n_0\
    );
\result_O1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(8),
      O => \result_O1[14]_i_3_n_0\
    );
\result_O1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[15]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[15]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_O1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(8),
      O => \result_O1[15]_i_2_n_0\
    );
\result_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(4),
      O => \result_O1[15]_i_3_n_0\
    );
\result_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(0),
      O => \result_O1[15]_i_4_n_0\
    );
\result_O1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[1]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[1]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[2]_i_3_n_0\,
      O => D(1)
    );
\result_O1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(64),
      O => \result_O1[1]_i_2_n_0\
    );
\result_O1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(60),
      O => \result_O1[1]_i_3_n_0\
    );
\result_O1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[2]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[2]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[3]_i_3_n_0\,
      O => D(2)
    );
\result_O1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(60),
      O => \result_O1[2]_i_2_n_0\
    );
\result_O1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(56),
      O => \result_O1[2]_i_3_n_0\
    );
\result_O1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[3]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[3]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[4]_i_3_n_0\,
      O => D(3)
    );
\result_O1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(56),
      O => \result_O1[3]_i_2_n_0\
    );
\result_O1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(52),
      O => \result_O1[3]_i_3_n_0\
    );
\result_O1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[4]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[4]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[5]_i_3_n_0\,
      O => D(4)
    );
\result_O1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(52),
      O => \result_O1[4]_i_2_n_0\
    );
\result_O1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(48),
      O => \result_O1[4]_i_3_n_0\
    );
\result_O1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[5]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[5]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[6]_i_3_n_0\,
      O => D(5)
    );
\result_O1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(48),
      O => \result_O1[5]_i_2_n_0\
    );
\result_O1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(44),
      O => \result_O1[5]_i_3_n_0\
    );
\result_O1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[6]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[6]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[7]_i_3_n_0\,
      O => D(6)
    );
\result_O1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(44),
      O => \result_O1[6]_i_2_n_0\
    );
\result_O1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(40),
      O => \result_O1[6]_i_3_n_0\
    );
\result_O1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[7]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[7]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[8]_i_3_n_0\,
      O => D(7)
    );
\result_O1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(40),
      O => \result_O1[7]_i_2_n_0\
    );
\result_O1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(36),
      O => \result_O1[7]_i_3_n_0\
    );
\result_O1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[8]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[8]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[9]_i_3_n_0\,
      O => D(8)
    );
\result_O1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(36),
      O => \result_O1[8]_i_2_n_0\
    );
\result_O1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(32),
      O => \result_O1[8]_i_3_n_0\
    );
\result_O1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O1[9]_i_2_n_0\,
      I1 => \result_O1_reg[0]\(3),
      I2 => \result_O1[9]_i_3_n_0\,
      I3 => \result_O1_reg[0]\(2),
      I4 => \result_O1[10]_i_3_n_0\,
      O => D(9)
    );
\result_O1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O1_reg[0]\(1),
      I1 => \result_O1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_O1_reg[0]\(0),
      I4 => Q(32),
      O => \result_O1[9]_i_2_n_0\
    );
\result_O1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(28),
      O => \result_O1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  signal \result_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[0]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[0]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(68),
      O => \result_B1[0]_i_2_n_0\
    );
\result_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(64),
      O => \result_B1[0]_i_3_n_0\
    );
\result_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[10]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[10]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(28),
      O => \result_B1[10]_i_2_n_0\
    );
\result_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(24),
      O => \result_B1[10]_i_3_n_0\
    );
\result_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[11]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[11]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(24),
      O => \result_B1[11]_i_2_n_0\
    );
\result_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(20),
      O => \result_B1[11]_i_3_n_0\
    );
\result_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[12]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[12]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(20),
      O => \result_B1[12]_i_2_n_0\
    );
\result_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(16),
      O => \result_B1[12]_i_3_n_0\
    );
\result_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[13]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[13]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(16),
      O => \result_B1[13]_i_2_n_0\
    );
\result_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(12),
      O => \result_B1[13]_i_3_n_0\
    );
\result_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[14]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[14]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(12),
      O => \result_B1[14]_i_2_n_0\
    );
\result_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(8),
      O => \result_B1[14]_i_3_n_0\
    );
\result_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[15]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[15]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(8),
      O => \result_B1[15]_i_2_n_0\
    );
\result_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(4),
      O => \result_B1[15]_i_3_n_0\
    );
\result_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(0),
      O => \result_B1[15]_i_4_n_0\
    );
\result_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[1]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[1]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(64),
      O => \result_B1[1]_i_2_n_0\
    );
\result_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(60),
      O => \result_B1[1]_i_3_n_0\
    );
\result_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[2]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[2]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(60),
      O => \result_B1[2]_i_2_n_0\
    );
\result_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(56),
      O => \result_B1[2]_i_3_n_0\
    );
\result_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[3]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[3]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(56),
      O => \result_B1[3]_i_2_n_0\
    );
\result_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(52),
      O => \result_B1[3]_i_3_n_0\
    );
\result_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[4]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[4]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(52),
      O => \result_B1[4]_i_2_n_0\
    );
\result_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(48),
      O => \result_B1[4]_i_3_n_0\
    );
\result_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[5]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[5]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(48),
      O => \result_B1[5]_i_2_n_0\
    );
\result_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(44),
      O => \result_B1[5]_i_3_n_0\
    );
\result_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[6]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[6]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(44),
      O => \result_B1[6]_i_2_n_0\
    );
\result_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(40),
      O => \result_B1[6]_i_3_n_0\
    );
\result_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[7]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[7]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(40),
      O => \result_B1[7]_i_2_n_0\
    );
\result_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(36),
      O => \result_B1[7]_i_3_n_0\
    );
\result_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[8]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[8]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(36),
      O => \result_B1[8]_i_2_n_0\
    );
\result_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(32),
      O => \result_B1[8]_i_3_n_0\
    );
\result_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[9]_i_2_n_0\,
      I1 => \result_B1_reg[0]\(3),
      I2 => \result_B1[9]_i_3_n_0\,
      I3 => \result_B1_reg[0]\(2),
      I4 => \result_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[0]\(1),
      I1 => \result_B1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_B1_reg[0]\(0),
      I4 => Q(32),
      O => \result_B1[9]_i_2_n_0\
    );
\result_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(28),
      O => \result_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_O2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_O2_reg[15]\ : in STD_LOGIC;
    \result_O2_reg[15]_0\ : in STD_LOGIC;
    \result_O2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  signal \result_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_O2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[0]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[0]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[1]_i_3_n_0\,
      O => D(0)
    );
\result_O2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(69),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(68),
      O => \result_O2[0]_i_2_n_0\
    );
\result_O2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O2_reg[15]\,
      I3 => Q(65),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(64),
      O => \result_O2[0]_i_3_n_0\
    );
\result_O2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[10]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[10]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[11]_i_3_n_0\,
      O => D(10)
    );
\result_O2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(29),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(28),
      O => \result_O2[10]_i_2_n_0\
    );
\result_O2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O2_reg[15]\,
      I3 => Q(25),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(24),
      O => \result_O2[10]_i_3_n_0\
    );
\result_O2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[11]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[11]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[12]_i_3_n_0\,
      O => D(11)
    );
\result_O2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(25),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(24),
      O => \result_O2[11]_i_2_n_0\
    );
\result_O2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O2_reg[15]\,
      I3 => Q(21),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(20),
      O => \result_O2[11]_i_3_n_0\
    );
\result_O2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[12]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[12]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[13]_i_3_n_0\,
      O => D(12)
    );
\result_O2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(21),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(20),
      O => \result_O2[12]_i_2_n_0\
    );
\result_O2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O2_reg[15]\,
      I3 => Q(17),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(16),
      O => \result_O2[12]_i_3_n_0\
    );
\result_O2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[13]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[13]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[14]_i_3_n_0\,
      O => D(13)
    );
\result_O2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(17),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(16),
      O => \result_O2[13]_i_2_n_0\
    );
\result_O2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O2_reg[15]\,
      I3 => Q(13),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(12),
      O => \result_O2[13]_i_3_n_0\
    );
\result_O2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[14]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[14]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_O2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(13),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(12),
      O => \result_O2[14]_i_2_n_0\
    );
\result_O2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O2_reg[15]\,
      I3 => Q(9),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(8),
      O => \result_O2[14]_i_3_n_0\
    );
\result_O2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[15]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[15]_i_3_n_0\,
      I3 => \result_O2_reg[11]\,
      I4 => \result_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_O2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[11]\,
      I2 => Q(9),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(8),
      O => \result_O2[15]_i_2_n_0\
    );
\result_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O2_reg[15]\,
      I3 => Q(5),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(4),
      O => \result_O2[15]_i_3_n_0\
    );
\result_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O2_reg[15]\,
      I3 => Q(1),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(0),
      O => \result_O2[15]_i_4_n_0\
    );
\result_O2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[1]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[1]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[2]_i_3_n_0\,
      O => D(1)
    );
\result_O2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(65),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(64),
      O => \result_O2[1]_i_2_n_0\
    );
\result_O2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O2_reg[15]\,
      I3 => Q(61),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(60),
      O => \result_O2[1]_i_3_n_0\
    );
\result_O2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[2]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[2]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[3]_i_3_n_0\,
      O => D(2)
    );
\result_O2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(61),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(60),
      O => \result_O2[2]_i_2_n_0\
    );
\result_O2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O2_reg[15]\,
      I3 => Q(57),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(56),
      O => \result_O2[2]_i_3_n_0\
    );
\result_O2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[3]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[3]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[4]_i_3_n_0\,
      O => D(3)
    );
\result_O2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(57),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(56),
      O => \result_O2[3]_i_2_n_0\
    );
\result_O2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O2_reg[15]\,
      I3 => Q(53),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(52),
      O => \result_O2[3]_i_3_n_0\
    );
\result_O2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[4]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[4]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[5]_i_3_n_0\,
      O => D(4)
    );
\result_O2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(53),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(52),
      O => \result_O2[4]_i_2_n_0\
    );
\result_O2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O2_reg[15]\,
      I3 => Q(49),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(48),
      O => \result_O2[4]_i_3_n_0\
    );
\result_O2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[5]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[5]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[6]_i_3_n_0\,
      O => D(5)
    );
\result_O2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(49),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(48),
      O => \result_O2[5]_i_2_n_0\
    );
\result_O2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O2_reg[15]\,
      I3 => Q(45),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(44),
      O => \result_O2[5]_i_3_n_0\
    );
\result_O2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[6]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[6]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[7]_i_3_n_0\,
      O => D(6)
    );
\result_O2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(45),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(44),
      O => \result_O2[6]_i_2_n_0\
    );
\result_O2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O2_reg[15]\,
      I3 => Q(41),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(40),
      O => \result_O2[6]_i_3_n_0\
    );
\result_O2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[7]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[7]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[8]_i_3_n_0\,
      O => D(7)
    );
\result_O2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(41),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(40),
      O => \result_O2[7]_i_2_n_0\
    );
\result_O2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O2_reg[15]\,
      I3 => Q(37),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(36),
      O => \result_O2[7]_i_3_n_0\
    );
\result_O2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[8]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[8]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[9]_i_3_n_0\,
      O => D(8)
    );
\result_O2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(37),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(36),
      O => \result_O2[8]_i_2_n_0\
    );
\result_O2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O2_reg[15]\,
      I3 => Q(33),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(32),
      O => \result_O2[8]_i_3_n_0\
    );
\result_O2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_O2[9]_i_2_n_0\,
      I1 => \result_O2_reg[0]\(0),
      I2 => \result_O2[9]_i_3_n_0\,
      I3 => \result_O2_reg[1]\,
      I4 => \result_O2[10]_i_3_n_0\,
      O => D(9)
    );
\result_O2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_O2_reg[15]\,
      I1 => \result_O2_reg[1]\,
      I2 => Q(33),
      I3 => \result_O2_reg[15]_0\,
      I4 => Q(32),
      O => \result_O2[9]_i_2_n_0\
    );
\result_O2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O2_reg[15]\,
      I3 => Q(29),
      I4 => \result_O2_reg[15]_0\,
      I5 => Q(28),
      O => \result_O2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_P1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  signal \result_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_P1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[0]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[0]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[1]_i_3_n_0\,
      O => D(0)
    );
\result_P1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(69),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(68),
      O => \result_P1[0]_i_2_n_0\
    );
\result_P1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(64),
      O => \result_P1[0]_i_3_n_0\
    );
\result_P1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[10]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[10]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[11]_i_3_n_0\,
      O => D(10)
    );
\result_P1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(29),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(28),
      O => \result_P1[10]_i_2_n_0\
    );
\result_P1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(24),
      O => \result_P1[10]_i_3_n_0\
    );
\result_P1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[11]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[11]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[12]_i_3_n_0\,
      O => D(11)
    );
\result_P1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(25),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(24),
      O => \result_P1[11]_i_2_n_0\
    );
\result_P1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(20),
      O => \result_P1[11]_i_3_n_0\
    );
\result_P1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[12]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[12]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[13]_i_3_n_0\,
      O => D(12)
    );
\result_P1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(21),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(20),
      O => \result_P1[12]_i_2_n_0\
    );
\result_P1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(16),
      O => \result_P1[12]_i_3_n_0\
    );
\result_P1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[13]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[13]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[14]_i_3_n_0\,
      O => D(13)
    );
\result_P1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(17),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(16),
      O => \result_P1[13]_i_2_n_0\
    );
\result_P1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(12),
      O => \result_P1[13]_i_3_n_0\
    );
\result_P1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[14]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[14]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_P1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(13),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(12),
      O => \result_P1[14]_i_2_n_0\
    );
\result_P1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(8),
      O => \result_P1[14]_i_3_n_0\
    );
\result_P1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[15]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[15]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_P1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(9),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(8),
      O => \result_P1[15]_i_2_n_0\
    );
\result_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(4),
      O => \result_P1[15]_i_3_n_0\
    );
\result_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(0),
      O => \result_P1[15]_i_4_n_0\
    );
\result_P1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[1]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[1]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[2]_i_3_n_0\,
      O => D(1)
    );
\result_P1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(65),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(64),
      O => \result_P1[1]_i_2_n_0\
    );
\result_P1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(60),
      O => \result_P1[1]_i_3_n_0\
    );
\result_P1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[2]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[2]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[3]_i_3_n_0\,
      O => D(2)
    );
\result_P1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(61),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(60),
      O => \result_P1[2]_i_2_n_0\
    );
\result_P1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(56),
      O => \result_P1[2]_i_3_n_0\
    );
\result_P1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[3]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[3]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[4]_i_3_n_0\,
      O => D(3)
    );
\result_P1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(57),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(56),
      O => \result_P1[3]_i_2_n_0\
    );
\result_P1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(52),
      O => \result_P1[3]_i_3_n_0\
    );
\result_P1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[4]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[4]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[5]_i_3_n_0\,
      O => D(4)
    );
\result_P1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(53),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(52),
      O => \result_P1[4]_i_2_n_0\
    );
\result_P1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(48),
      O => \result_P1[4]_i_3_n_0\
    );
\result_P1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[5]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[5]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[6]_i_3_n_0\,
      O => D(5)
    );
\result_P1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(49),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(48),
      O => \result_P1[5]_i_2_n_0\
    );
\result_P1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(44),
      O => \result_P1[5]_i_3_n_0\
    );
\result_P1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[6]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[6]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[7]_i_3_n_0\,
      O => D(6)
    );
\result_P1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(45),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(44),
      O => \result_P1[6]_i_2_n_0\
    );
\result_P1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(40),
      O => \result_P1[6]_i_3_n_0\
    );
\result_P1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[7]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[7]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[8]_i_3_n_0\,
      O => D(7)
    );
\result_P1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(41),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(40),
      O => \result_P1[7]_i_2_n_0\
    );
\result_P1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(36),
      O => \result_P1[7]_i_3_n_0\
    );
\result_P1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[8]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[8]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[9]_i_3_n_0\,
      O => D(8)
    );
\result_P1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(37),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(36),
      O => \result_P1[8]_i_2_n_0\
    );
\result_P1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(32),
      O => \result_P1[8]_i_3_n_0\
    );
\result_P1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P1[9]_i_2_n_0\,
      I1 => \result_P1_reg[0]\(2),
      I2 => \result_P1[9]_i_3_n_0\,
      I3 => \result_P1_reg[1]\,
      I4 => \result_P1[10]_i_3_n_0\,
      O => D(9)
    );
\result_P1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P1_reg[0]\(1),
      I1 => \result_P1_reg[1]\,
      I2 => Q(33),
      I3 => \result_P1_reg[0]\(0),
      I4 => Q(32),
      O => \result_P1[9]_i_2_n_0\
    );
\result_P1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(28),
      O => \result_P1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_P2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_P2_reg[15]\ : in STD_LOGIC;
    \result_P2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  signal \result_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_P2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[0]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[0]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[1]_i_3_n_0\,
      O => D(0)
    );
\result_P2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(69),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(68),
      O => \result_P2[0]_i_2_n_0\
    );
\result_P2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P2_reg[15]\,
      I3 => Q(65),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(64),
      O => \result_P2[0]_i_3_n_0\
    );
\result_P2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[10]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[10]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[11]_i_3_n_0\,
      O => D(10)
    );
\result_P2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(29),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(28),
      O => \result_P2[10]_i_2_n_0\
    );
\result_P2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P2_reg[15]\,
      I3 => Q(25),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(24),
      O => \result_P2[10]_i_3_n_0\
    );
\result_P2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[11]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[11]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[12]_i_3_n_0\,
      O => D(11)
    );
\result_P2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(25),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(24),
      O => \result_P2[11]_i_2_n_0\
    );
\result_P2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P2_reg[15]\,
      I3 => Q(21),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(20),
      O => \result_P2[11]_i_3_n_0\
    );
\result_P2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[12]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[12]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[13]_i_3_n_0\,
      O => D(12)
    );
\result_P2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(21),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(20),
      O => \result_P2[12]_i_2_n_0\
    );
\result_P2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P2_reg[15]\,
      I3 => Q(17),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(16),
      O => \result_P2[12]_i_3_n_0\
    );
\result_P2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[13]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[13]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[14]_i_3_n_0\,
      O => D(13)
    );
\result_P2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(17),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(16),
      O => \result_P2[13]_i_2_n_0\
    );
\result_P2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P2_reg[15]\,
      I3 => Q(13),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(12),
      O => \result_P2[13]_i_3_n_0\
    );
\result_P2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[14]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[14]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_P2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(13),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(12),
      O => \result_P2[14]_i_2_n_0\
    );
\result_P2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P2_reg[15]\,
      I3 => Q(9),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(8),
      O => \result_P2[14]_i_3_n_0\
    );
\result_P2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[15]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[15]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_P2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(9),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(8),
      O => \result_P2[15]_i_2_n_0\
    );
\result_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P2_reg[15]\,
      I3 => Q(5),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(4),
      O => \result_P2[15]_i_3_n_0\
    );
\result_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P2_reg[15]\,
      I3 => Q(1),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(0),
      O => \result_P2[15]_i_4_n_0\
    );
\result_P2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[1]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[1]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[2]_i_3_n_0\,
      O => D(1)
    );
\result_P2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(65),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(64),
      O => \result_P2[1]_i_2_n_0\
    );
\result_P2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P2_reg[15]\,
      I3 => Q(61),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(60),
      O => \result_P2[1]_i_3_n_0\
    );
\result_P2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[2]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[2]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[3]_i_3_n_0\,
      O => D(2)
    );
\result_P2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(61),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(60),
      O => \result_P2[2]_i_2_n_0\
    );
\result_P2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P2_reg[15]\,
      I3 => Q(57),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(56),
      O => \result_P2[2]_i_3_n_0\
    );
\result_P2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[3]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[3]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[4]_i_3_n_0\,
      O => D(3)
    );
\result_P2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(57),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(56),
      O => \result_P2[3]_i_2_n_0\
    );
\result_P2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P2_reg[15]\,
      I3 => Q(53),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(52),
      O => \result_P2[3]_i_3_n_0\
    );
\result_P2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[4]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[4]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[5]_i_3_n_0\,
      O => D(4)
    );
\result_P2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(53),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(52),
      O => \result_P2[4]_i_2_n_0\
    );
\result_P2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P2_reg[15]\,
      I3 => Q(49),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(48),
      O => \result_P2[4]_i_3_n_0\
    );
\result_P2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[5]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[5]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[6]_i_3_n_0\,
      O => D(5)
    );
\result_P2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(49),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(48),
      O => \result_P2[5]_i_2_n_0\
    );
\result_P2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P2_reg[15]\,
      I3 => Q(45),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(44),
      O => \result_P2[5]_i_3_n_0\
    );
\result_P2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[6]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[6]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[7]_i_3_n_0\,
      O => D(6)
    );
\result_P2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(45),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(44),
      O => \result_P2[6]_i_2_n_0\
    );
\result_P2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P2_reg[15]\,
      I3 => Q(41),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(40),
      O => \result_P2[6]_i_3_n_0\
    );
\result_P2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[7]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[7]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[8]_i_3_n_0\,
      O => D(7)
    );
\result_P2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(41),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(40),
      O => \result_P2[7]_i_2_n_0\
    );
\result_P2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P2_reg[15]\,
      I3 => Q(37),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(36),
      O => \result_P2[7]_i_3_n_0\
    );
\result_P2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[8]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[8]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[9]_i_3_n_0\,
      O => D(8)
    );
\result_P2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(37),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(36),
      O => \result_P2[8]_i_2_n_0\
    );
\result_P2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P2_reg[15]\,
      I3 => Q(33),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(32),
      O => \result_P2[8]_i_3_n_0\
    );
\result_P2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_P2[9]_i_2_n_0\,
      I1 => \result_P2_reg[0]\(0),
      I2 => \result_P2[9]_i_3_n_0\,
      I3 => \result_P2_reg[1]\,
      I4 => \result_P2[10]_i_3_n_0\,
      O => D(9)
    );
\result_P2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_P2_reg[15]\,
      I1 => \result_P2_reg[1]\,
      I2 => Q(33),
      I3 => \result_P2_reg[15]_0\,
      I4 => Q(32),
      O => \result_P2[9]_i_2_n_0\
    );
\result_P2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P2_reg[15]\,
      I3 => Q(29),
      I4 => \result_P2_reg[15]_0\,
      I5 => Q(28),
      O => \result_P2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_B2_reg[15]\ : in STD_LOGIC;
    \result_B2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  signal \result_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[0]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[0]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(68),
      O => \result_B2[0]_i_2_n_0\
    );
\result_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B2_reg[15]\,
      I3 => Q(65),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(64),
      O => \result_B2[0]_i_3_n_0\
    );
\result_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[10]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[10]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(28),
      O => \result_B2[10]_i_2_n_0\
    );
\result_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B2_reg[15]\,
      I3 => Q(25),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(24),
      O => \result_B2[10]_i_3_n_0\
    );
\result_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[11]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[11]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(24),
      O => \result_B2[11]_i_2_n_0\
    );
\result_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B2_reg[15]\,
      I3 => Q(21),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(20),
      O => \result_B2[11]_i_3_n_0\
    );
\result_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[12]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[12]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(20),
      O => \result_B2[12]_i_2_n_0\
    );
\result_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B2_reg[15]\,
      I3 => Q(17),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(16),
      O => \result_B2[12]_i_3_n_0\
    );
\result_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[13]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[13]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(16),
      O => \result_B2[13]_i_2_n_0\
    );
\result_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B2_reg[15]\,
      I3 => Q(13),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(12),
      O => \result_B2[13]_i_3_n_0\
    );
\result_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[14]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[14]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(12),
      O => \result_B2[14]_i_2_n_0\
    );
\result_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B2_reg[15]\,
      I3 => Q(9),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(8),
      O => \result_B2[14]_i_3_n_0\
    );
\result_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[15]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[15]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(8),
      O => \result_B2[15]_i_2_n_0\
    );
\result_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B2_reg[15]\,
      I3 => Q(5),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(4),
      O => \result_B2[15]_i_3_n_0\
    );
\result_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B2_reg[15]\,
      I3 => Q(1),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(0),
      O => \result_B2[15]_i_4_n_0\
    );
\result_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[1]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[1]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(64),
      O => \result_B2[1]_i_2_n_0\
    );
\result_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B2_reg[15]\,
      I3 => Q(61),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(60),
      O => \result_B2[1]_i_3_n_0\
    );
\result_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[2]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[2]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(60),
      O => \result_B2[2]_i_2_n_0\
    );
\result_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B2_reg[15]\,
      I3 => Q(57),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(56),
      O => \result_B2[2]_i_3_n_0\
    );
\result_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[3]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[3]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(56),
      O => \result_B2[3]_i_2_n_0\
    );
\result_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B2_reg[15]\,
      I3 => Q(53),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(52),
      O => \result_B2[3]_i_3_n_0\
    );
\result_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[4]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[4]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(52),
      O => \result_B2[4]_i_2_n_0\
    );
\result_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B2_reg[15]\,
      I3 => Q(49),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(48),
      O => \result_B2[4]_i_3_n_0\
    );
\result_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[5]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[5]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(48),
      O => \result_B2[5]_i_2_n_0\
    );
\result_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B2_reg[15]\,
      I3 => Q(45),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(44),
      O => \result_B2[5]_i_3_n_0\
    );
\result_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[6]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[6]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(44),
      O => \result_B2[6]_i_2_n_0\
    );
\result_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B2_reg[15]\,
      I3 => Q(41),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(40),
      O => \result_B2[6]_i_3_n_0\
    );
\result_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[7]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[7]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(40),
      O => \result_B2[7]_i_2_n_0\
    );
\result_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B2_reg[15]\,
      I3 => Q(37),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(36),
      O => \result_B2[7]_i_3_n_0\
    );
\result_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[8]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[8]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(36),
      O => \result_B2[8]_i_2_n_0\
    );
\result_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B2_reg[15]\,
      I3 => Q(33),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(32),
      O => \result_B2[8]_i_3_n_0\
    );
\result_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[9]_i_2_n_0\,
      I1 => \result_B2_reg[0]\(1),
      I2 => \result_B2[9]_i_3_n_0\,
      I3 => \result_B2_reg[0]\(0),
      I4 => \result_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\,
      I1 => \result_B2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_B2_reg[15]_0\,
      I4 => Q(32),
      O => \result_B2[9]_i_2_n_0\
    );
\result_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B2_reg[15]\,
      I3 => Q(29),
      I4 => \result_B2_reg[15]_0\,
      I5 => Q(28),
      O => \result_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  signal \result_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[0]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[0]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(68),
      O => \result_C1[0]_i_2_n_0\
    );
\result_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(64),
      O => \result_C1[0]_i_3_n_0\
    );
\result_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[10]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[10]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(28),
      O => \result_C1[10]_i_2_n_0\
    );
\result_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(24),
      O => \result_C1[10]_i_3_n_0\
    );
\result_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[11]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[11]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(24),
      O => \result_C1[11]_i_2_n_0\
    );
\result_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(20),
      O => \result_C1[11]_i_3_n_0\
    );
\result_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[12]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[12]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(20),
      O => \result_C1[12]_i_2_n_0\
    );
\result_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(16),
      O => \result_C1[12]_i_3_n_0\
    );
\result_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[13]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[13]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(16),
      O => \result_C1[13]_i_2_n_0\
    );
\result_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(12),
      O => \result_C1[13]_i_3_n_0\
    );
\result_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[14]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[14]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(12),
      O => \result_C1[14]_i_2_n_0\
    );
\result_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(8),
      O => \result_C1[14]_i_3_n_0\
    );
\result_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[15]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[15]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(8),
      O => \result_C1[15]_i_2_n_0\
    );
\result_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(4),
      O => \result_C1[15]_i_3_n_0\
    );
\result_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(0),
      O => \result_C1[15]_i_4_n_0\
    );
\result_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[1]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[1]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(64),
      O => \result_C1[1]_i_2_n_0\
    );
\result_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(60),
      O => \result_C1[1]_i_3_n_0\
    );
\result_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[2]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[2]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(60),
      O => \result_C1[2]_i_2_n_0\
    );
\result_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(56),
      O => \result_C1[2]_i_3_n_0\
    );
\result_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[3]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[3]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(56),
      O => \result_C1[3]_i_2_n_0\
    );
\result_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(52),
      O => \result_C1[3]_i_3_n_0\
    );
\result_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[4]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[4]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(52),
      O => \result_C1[4]_i_2_n_0\
    );
\result_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(48),
      O => \result_C1[4]_i_3_n_0\
    );
\result_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[5]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[5]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(48),
      O => \result_C1[5]_i_2_n_0\
    );
\result_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(44),
      O => \result_C1[5]_i_3_n_0\
    );
\result_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[6]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[6]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(44),
      O => \result_C1[6]_i_2_n_0\
    );
\result_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(40),
      O => \result_C1[6]_i_3_n_0\
    );
\result_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[7]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[7]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(40),
      O => \result_C1[7]_i_2_n_0\
    );
\result_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(36),
      O => \result_C1[7]_i_3_n_0\
    );
\result_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[8]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[8]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(36),
      O => \result_C1[8]_i_2_n_0\
    );
\result_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(32),
      O => \result_C1[8]_i_3_n_0\
    );
\result_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[9]_i_2_n_0\,
      I1 => \result_C1_reg[0]\(3),
      I2 => \result_C1[9]_i_3_n_0\,
      I3 => \result_C1_reg[0]\(2),
      I4 => \result_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[0]\(1),
      I1 => \result_C1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_C1_reg[0]\(0),
      I4 => Q(32),
      O => \result_C1[9]_i_2_n_0\
    );
\result_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(28),
      O => \result_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_C2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_C2_reg[15]\ : in STD_LOGIC;
    \result_C2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  signal \result_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[0]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[0]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(69),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(68),
      O => \result_C2[0]_i_2_n_0\
    );
\result_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C2_reg[15]\,
      I3 => Q(65),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(64),
      O => \result_C2[0]_i_3_n_0\
    );
\result_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[10]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[10]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(29),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(28),
      O => \result_C2[10]_i_2_n_0\
    );
\result_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C2_reg[15]\,
      I3 => Q(25),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(24),
      O => \result_C2[10]_i_3_n_0\
    );
\result_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[11]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[11]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(25),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(24),
      O => \result_C2[11]_i_2_n_0\
    );
\result_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C2_reg[15]\,
      I3 => Q(21),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(20),
      O => \result_C2[11]_i_3_n_0\
    );
\result_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[12]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[12]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(21),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(20),
      O => \result_C2[12]_i_2_n_0\
    );
\result_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C2_reg[15]\,
      I3 => Q(17),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(16),
      O => \result_C2[12]_i_3_n_0\
    );
\result_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[13]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[13]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(17),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(16),
      O => \result_C2[13]_i_2_n_0\
    );
\result_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C2_reg[15]\,
      I3 => Q(13),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(12),
      O => \result_C2[13]_i_3_n_0\
    );
\result_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[14]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[14]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(13),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(12),
      O => \result_C2[14]_i_2_n_0\
    );
\result_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C2_reg[15]\,
      I3 => Q(9),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(8),
      O => \result_C2[14]_i_3_n_0\
    );
\result_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[15]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[15]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(9),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(8),
      O => \result_C2[15]_i_2_n_0\
    );
\result_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C2_reg[15]\,
      I3 => Q(5),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(4),
      O => \result_C2[15]_i_3_n_0\
    );
\result_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C2_reg[15]\,
      I3 => Q(1),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(0),
      O => \result_C2[15]_i_4_n_0\
    );
\result_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[1]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[1]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(65),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(64),
      O => \result_C2[1]_i_2_n_0\
    );
\result_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C2_reg[15]\,
      I3 => Q(61),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(60),
      O => \result_C2[1]_i_3_n_0\
    );
\result_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[2]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[2]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(61),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(60),
      O => \result_C2[2]_i_2_n_0\
    );
\result_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C2_reg[15]\,
      I3 => Q(57),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(56),
      O => \result_C2[2]_i_3_n_0\
    );
\result_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[3]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[3]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(57),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(56),
      O => \result_C2[3]_i_2_n_0\
    );
\result_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C2_reg[15]\,
      I3 => Q(53),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(52),
      O => \result_C2[3]_i_3_n_0\
    );
\result_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[4]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[4]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(53),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(52),
      O => \result_C2[4]_i_2_n_0\
    );
\result_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C2_reg[15]\,
      I3 => Q(49),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(48),
      O => \result_C2[4]_i_3_n_0\
    );
\result_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[5]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[5]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(49),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(48),
      O => \result_C2[5]_i_2_n_0\
    );
\result_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C2_reg[15]\,
      I3 => Q(45),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(44),
      O => \result_C2[5]_i_3_n_0\
    );
\result_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[6]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[6]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(45),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(44),
      O => \result_C2[6]_i_2_n_0\
    );
\result_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C2_reg[15]\,
      I3 => Q(41),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(40),
      O => \result_C2[6]_i_3_n_0\
    );
\result_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[7]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[7]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(41),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(40),
      O => \result_C2[7]_i_2_n_0\
    );
\result_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C2_reg[15]\,
      I3 => Q(37),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(36),
      O => \result_C2[7]_i_3_n_0\
    );
\result_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[8]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[8]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(37),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(36),
      O => \result_C2[8]_i_2_n_0\
    );
\result_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C2_reg[15]\,
      I3 => Q(33),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(32),
      O => \result_C2[8]_i_3_n_0\
    );
\result_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[9]_i_2_n_0\,
      I1 => \result_C2_reg[0]\(0),
      I2 => \result_C2[9]_i_3_n_0\,
      I3 => \result_C2_reg[1]\,
      I4 => \result_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\,
      I1 => \result_C2_reg[1]\,
      I2 => Q(33),
      I3 => \result_C2_reg[15]_0\,
      I4 => Q(32),
      O => \result_C2[9]_i_2_n_0\
    );
\result_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C2_reg[15]\,
      I3 => Q(29),
      I4 => \result_C2_reg[15]_0\,
      I5 => Q(28),
      O => \result_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  signal \result_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[0]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[0]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(68),
      O => \result_D1[0]_i_2_n_0\
    );
\result_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(64),
      O => \result_D1[0]_i_3_n_0\
    );
\result_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[10]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[10]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(28),
      O => \result_D1[10]_i_2_n_0\
    );
\result_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(24),
      O => \result_D1[10]_i_3_n_0\
    );
\result_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[11]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[11]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(24),
      O => \result_D1[11]_i_2_n_0\
    );
\result_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(20),
      O => \result_D1[11]_i_3_n_0\
    );
\result_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[12]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[12]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(20),
      O => \result_D1[12]_i_2_n_0\
    );
\result_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(16),
      O => \result_D1[12]_i_3_n_0\
    );
\result_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[13]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[13]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(16),
      O => \result_D1[13]_i_2_n_0\
    );
\result_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(12),
      O => \result_D1[13]_i_3_n_0\
    );
\result_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[14]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[14]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(12),
      O => \result_D1[14]_i_2_n_0\
    );
\result_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(8),
      O => \result_D1[14]_i_3_n_0\
    );
\result_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[15]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[15]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(8),
      O => \result_D1[15]_i_2_n_0\
    );
\result_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(4),
      O => \result_D1[15]_i_3_n_0\
    );
\result_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(0),
      O => \result_D1[15]_i_4_n_0\
    );
\result_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[1]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[1]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(64),
      O => \result_D1[1]_i_2_n_0\
    );
\result_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(60),
      O => \result_D1[1]_i_3_n_0\
    );
\result_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[2]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[2]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(60),
      O => \result_D1[2]_i_2_n_0\
    );
\result_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(56),
      O => \result_D1[2]_i_3_n_0\
    );
\result_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[3]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[3]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(56),
      O => \result_D1[3]_i_2_n_0\
    );
\result_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(52),
      O => \result_D1[3]_i_3_n_0\
    );
\result_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[4]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[4]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(52),
      O => \result_D1[4]_i_2_n_0\
    );
\result_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(48),
      O => \result_D1[4]_i_3_n_0\
    );
\result_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[5]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[5]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(48),
      O => \result_D1[5]_i_2_n_0\
    );
\result_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(44),
      O => \result_D1[5]_i_3_n_0\
    );
\result_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[6]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[6]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(44),
      O => \result_D1[6]_i_2_n_0\
    );
\result_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(40),
      O => \result_D1[6]_i_3_n_0\
    );
\result_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[7]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[7]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(40),
      O => \result_D1[7]_i_2_n_0\
    );
\result_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(36),
      O => \result_D1[7]_i_3_n_0\
    );
\result_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[8]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[8]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(36),
      O => \result_D1[8]_i_2_n_0\
    );
\result_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(32),
      O => \result_D1[8]_i_3_n_0\
    );
\result_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[9]_i_2_n_0\,
      I1 => \result_D1_reg[0]\(3),
      I2 => \result_D1[9]_i_3_n_0\,
      I3 => \result_D1_reg[0]\(2),
      I4 => \result_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[0]\(1),
      I1 => \result_D1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_D1_reg[0]\(0),
      I4 => Q(32),
      O => \result_D1[9]_i_2_n_0\
    );
\result_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(28),
      O => \result_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_D2_reg[15]\ : in STD_LOGIC;
    \result_D2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  signal \result_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[0]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[0]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(68),
      O => \result_D2[0]_i_2_n_0\
    );
\result_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D2_reg[15]\,
      I3 => Q(65),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(64),
      O => \result_D2[0]_i_3_n_0\
    );
\result_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[10]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[10]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(28),
      O => \result_D2[10]_i_2_n_0\
    );
\result_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D2_reg[15]\,
      I3 => Q(25),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(24),
      O => \result_D2[10]_i_3_n_0\
    );
\result_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[11]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[11]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(24),
      O => \result_D2[11]_i_2_n_0\
    );
\result_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D2_reg[15]\,
      I3 => Q(21),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(20),
      O => \result_D2[11]_i_3_n_0\
    );
\result_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[12]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[12]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(20),
      O => \result_D2[12]_i_2_n_0\
    );
\result_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D2_reg[15]\,
      I3 => Q(17),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(16),
      O => \result_D2[12]_i_3_n_0\
    );
\result_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[13]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[13]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(16),
      O => \result_D2[13]_i_2_n_0\
    );
\result_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D2_reg[15]\,
      I3 => Q(13),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(12),
      O => \result_D2[13]_i_3_n_0\
    );
\result_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[14]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[14]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(12),
      O => \result_D2[14]_i_2_n_0\
    );
\result_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D2_reg[15]\,
      I3 => Q(9),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(8),
      O => \result_D2[14]_i_3_n_0\
    );
\result_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[15]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[15]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(8),
      O => \result_D2[15]_i_2_n_0\
    );
\result_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D2_reg[15]\,
      I3 => Q(5),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(4),
      O => \result_D2[15]_i_3_n_0\
    );
\result_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D2_reg[15]\,
      I3 => Q(1),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(0),
      O => \result_D2[15]_i_4_n_0\
    );
\result_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[1]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[1]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(64),
      O => \result_D2[1]_i_2_n_0\
    );
\result_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D2_reg[15]\,
      I3 => Q(61),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(60),
      O => \result_D2[1]_i_3_n_0\
    );
\result_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[2]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[2]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(60),
      O => \result_D2[2]_i_2_n_0\
    );
\result_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D2_reg[15]\,
      I3 => Q(57),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(56),
      O => \result_D2[2]_i_3_n_0\
    );
\result_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[3]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[3]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(56),
      O => \result_D2[3]_i_2_n_0\
    );
\result_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D2_reg[15]\,
      I3 => Q(53),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(52),
      O => \result_D2[3]_i_3_n_0\
    );
\result_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[4]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[4]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(52),
      O => \result_D2[4]_i_2_n_0\
    );
\result_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D2_reg[15]\,
      I3 => Q(49),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(48),
      O => \result_D2[4]_i_3_n_0\
    );
\result_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[5]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[5]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(48),
      O => \result_D2[5]_i_2_n_0\
    );
\result_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D2_reg[15]\,
      I3 => Q(45),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(44),
      O => \result_D2[5]_i_3_n_0\
    );
\result_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[6]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[6]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(44),
      O => \result_D2[6]_i_2_n_0\
    );
\result_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D2_reg[15]\,
      I3 => Q(41),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(40),
      O => \result_D2[6]_i_3_n_0\
    );
\result_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[7]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[7]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(40),
      O => \result_D2[7]_i_2_n_0\
    );
\result_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D2_reg[15]\,
      I3 => Q(37),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(36),
      O => \result_D2[7]_i_3_n_0\
    );
\result_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[8]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[8]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(36),
      O => \result_D2[8]_i_2_n_0\
    );
\result_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D2_reg[15]\,
      I3 => Q(33),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(32),
      O => \result_D2[8]_i_3_n_0\
    );
\result_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[9]_i_2_n_0\,
      I1 => \result_D2_reg[0]\(1),
      I2 => \result_D2[9]_i_3_n_0\,
      I3 => \result_D2_reg[0]\(0),
      I4 => \result_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\,
      I1 => \result_D2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_D2_reg[15]_0\,
      I4 => Q(32),
      O => \result_D2[9]_i_2_n_0\
    );
\result_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D2_reg[15]\,
      I3 => Q(29),
      I4 => \result_D2_reg[15]_0\,
      I5 => Q(28),
      O => \result_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  signal \result_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[0]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[0]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(68),
      O => \result_G1[0]_i_2_n_0\
    );
\result_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(64),
      O => \result_G1[0]_i_3_n_0\
    );
\result_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[10]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[10]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(28),
      O => \result_G1[10]_i_2_n_0\
    );
\result_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(24),
      O => \result_G1[10]_i_3_n_0\
    );
\result_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[11]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[11]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(24),
      O => \result_G1[11]_i_2_n_0\
    );
\result_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(20),
      O => \result_G1[11]_i_3_n_0\
    );
\result_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[12]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[12]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(20),
      O => \result_G1[12]_i_2_n_0\
    );
\result_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(16),
      O => \result_G1[12]_i_3_n_0\
    );
\result_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[13]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[13]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(16),
      O => \result_G1[13]_i_2_n_0\
    );
\result_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(12),
      O => \result_G1[13]_i_3_n_0\
    );
\result_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[14]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[14]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(12),
      O => \result_G1[14]_i_2_n_0\
    );
\result_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(8),
      O => \result_G1[14]_i_3_n_0\
    );
\result_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[15]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[15]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(8),
      O => \result_G1[15]_i_2_n_0\
    );
\result_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(4),
      O => \result_G1[15]_i_3_n_0\
    );
\result_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(0),
      O => \result_G1[15]_i_4_n_0\
    );
\result_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[1]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[1]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(64),
      O => \result_G1[1]_i_2_n_0\
    );
\result_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(60),
      O => \result_G1[1]_i_3_n_0\
    );
\result_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[2]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[2]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(60),
      O => \result_G1[2]_i_2_n_0\
    );
\result_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(56),
      O => \result_G1[2]_i_3_n_0\
    );
\result_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[3]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[3]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(56),
      O => \result_G1[3]_i_2_n_0\
    );
\result_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(52),
      O => \result_G1[3]_i_3_n_0\
    );
\result_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[4]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[4]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(52),
      O => \result_G1[4]_i_2_n_0\
    );
\result_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(48),
      O => \result_G1[4]_i_3_n_0\
    );
\result_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[5]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[5]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(48),
      O => \result_G1[5]_i_2_n_0\
    );
\result_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(44),
      O => \result_G1[5]_i_3_n_0\
    );
\result_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[6]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[6]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(44),
      O => \result_G1[6]_i_2_n_0\
    );
\result_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(40),
      O => \result_G1[6]_i_3_n_0\
    );
\result_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[7]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[7]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(40),
      O => \result_G1[7]_i_2_n_0\
    );
\result_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(36),
      O => \result_G1[7]_i_3_n_0\
    );
\result_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[8]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[8]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(36),
      O => \result_G1[8]_i_2_n_0\
    );
\result_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(32),
      O => \result_G1[8]_i_3_n_0\
    );
\result_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[9]_i_2_n_0\,
      I1 => \result_G1_reg[0]\(3),
      I2 => \result_G1[9]_i_3_n_0\,
      I3 => \result_G1_reg[0]\(2),
      I4 => \result_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[0]\(1),
      I1 => \result_G1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_G1_reg[0]\(0),
      I4 => Q(32),
      O => \result_G1[9]_i_2_n_0\
    );
\result_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(28),
      O => \result_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  signal \result_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[0]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[0]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(68),
      O => \result_E1[0]_i_2_n_0\
    );
\result_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(64),
      O => \result_E1[0]_i_3_n_0\
    );
\result_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[10]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[10]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(28),
      O => \result_E1[10]_i_2_n_0\
    );
\result_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(24),
      O => \result_E1[10]_i_3_n_0\
    );
\result_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[11]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[11]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(24),
      O => \result_E1[11]_i_2_n_0\
    );
\result_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(20),
      O => \result_E1[11]_i_3_n_0\
    );
\result_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[12]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[12]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(20),
      O => \result_E1[12]_i_2_n_0\
    );
\result_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(16),
      O => \result_E1[12]_i_3_n_0\
    );
\result_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[13]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[13]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(16),
      O => \result_E1[13]_i_2_n_0\
    );
\result_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(12),
      O => \result_E1[13]_i_3_n_0\
    );
\result_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[14]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[14]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(12),
      O => \result_E1[14]_i_2_n_0\
    );
\result_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(8),
      O => \result_E1[14]_i_3_n_0\
    );
\result_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[15]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[15]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(8),
      O => \result_E1[15]_i_2_n_0\
    );
\result_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(4),
      O => \result_E1[15]_i_3_n_0\
    );
\result_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(0),
      O => \result_E1[15]_i_4_n_0\
    );
\result_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[1]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[1]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(64),
      O => \result_E1[1]_i_2_n_0\
    );
\result_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(60),
      O => \result_E1[1]_i_3_n_0\
    );
\result_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[2]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[2]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(60),
      O => \result_E1[2]_i_2_n_0\
    );
\result_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(56),
      O => \result_E1[2]_i_3_n_0\
    );
\result_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[3]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[3]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(56),
      O => \result_E1[3]_i_2_n_0\
    );
\result_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(52),
      O => \result_E1[3]_i_3_n_0\
    );
\result_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[4]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[4]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(52),
      O => \result_E1[4]_i_2_n_0\
    );
\result_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(48),
      O => \result_E1[4]_i_3_n_0\
    );
\result_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[5]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[5]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(48),
      O => \result_E1[5]_i_2_n_0\
    );
\result_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(44),
      O => \result_E1[5]_i_3_n_0\
    );
\result_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[6]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[6]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(44),
      O => \result_E1[6]_i_2_n_0\
    );
\result_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(40),
      O => \result_E1[6]_i_3_n_0\
    );
\result_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[7]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[7]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(40),
      O => \result_E1[7]_i_2_n_0\
    );
\result_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(36),
      O => \result_E1[7]_i_3_n_0\
    );
\result_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[8]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[8]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(36),
      O => \result_E1[8]_i_2_n_0\
    );
\result_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(32),
      O => \result_E1[8]_i_3_n_0\
    );
\result_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[9]_i_2_n_0\,
      I1 => \result_E1_reg[0]\(3),
      I2 => \result_E1[9]_i_3_n_0\,
      I3 => \result_E1_reg[0]\(2),
      I4 => \result_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[0]\(1),
      I1 => \result_E1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_E1_reg[0]\(0),
      I4 => Q(32),
      O => \result_E1[9]_i_2_n_0\
    );
\result_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(28),
      O => \result_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_G2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_G2_reg[15]\ : in STD_LOGIC;
    \result_G2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  signal \result_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[0]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[0]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(69),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(68),
      O => \result_G2[0]_i_2_n_0\
    );
\result_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G2_reg[15]\,
      I3 => Q(65),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(64),
      O => \result_G2[0]_i_3_n_0\
    );
\result_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[10]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[10]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(29),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(28),
      O => \result_G2[10]_i_2_n_0\
    );
\result_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G2_reg[15]\,
      I3 => Q(25),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(24),
      O => \result_G2[10]_i_3_n_0\
    );
\result_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[11]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[11]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(25),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(24),
      O => \result_G2[11]_i_2_n_0\
    );
\result_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G2_reg[15]\,
      I3 => Q(21),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(20),
      O => \result_G2[11]_i_3_n_0\
    );
\result_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[12]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[12]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(21),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(20),
      O => \result_G2[12]_i_2_n_0\
    );
\result_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G2_reg[15]\,
      I3 => Q(17),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(16),
      O => \result_G2[12]_i_3_n_0\
    );
\result_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[13]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[13]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(17),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(16),
      O => \result_G2[13]_i_2_n_0\
    );
\result_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G2_reg[15]\,
      I3 => Q(13),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(12),
      O => \result_G2[13]_i_3_n_0\
    );
\result_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[14]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[14]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(13),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(12),
      O => \result_G2[14]_i_2_n_0\
    );
\result_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G2_reg[15]\,
      I3 => Q(9),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(8),
      O => \result_G2[14]_i_3_n_0\
    );
\result_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[15]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[15]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(9),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(8),
      O => \result_G2[15]_i_2_n_0\
    );
\result_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G2_reg[15]\,
      I3 => Q(5),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(4),
      O => \result_G2[15]_i_3_n_0\
    );
\result_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G2_reg[15]\,
      I3 => Q(1),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(0),
      O => \result_G2[15]_i_4_n_0\
    );
\result_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[1]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[1]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(65),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(64),
      O => \result_G2[1]_i_2_n_0\
    );
\result_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G2_reg[15]\,
      I3 => Q(61),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(60),
      O => \result_G2[1]_i_3_n_0\
    );
\result_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[2]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[2]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(61),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(60),
      O => \result_G2[2]_i_2_n_0\
    );
\result_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G2_reg[15]\,
      I3 => Q(57),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(56),
      O => \result_G2[2]_i_3_n_0\
    );
\result_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[3]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[3]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(57),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(56),
      O => \result_G2[3]_i_2_n_0\
    );
\result_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G2_reg[15]\,
      I3 => Q(53),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(52),
      O => \result_G2[3]_i_3_n_0\
    );
\result_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[4]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[4]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(53),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(52),
      O => \result_G2[4]_i_2_n_0\
    );
\result_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G2_reg[15]\,
      I3 => Q(49),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(48),
      O => \result_G2[4]_i_3_n_0\
    );
\result_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[5]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[5]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(49),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(48),
      O => \result_G2[5]_i_2_n_0\
    );
\result_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G2_reg[15]\,
      I3 => Q(45),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(44),
      O => \result_G2[5]_i_3_n_0\
    );
\result_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[6]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[6]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(45),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(44),
      O => \result_G2[6]_i_2_n_0\
    );
\result_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G2_reg[15]\,
      I3 => Q(41),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(40),
      O => \result_G2[6]_i_3_n_0\
    );
\result_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[7]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[7]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(41),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(40),
      O => \result_G2[7]_i_2_n_0\
    );
\result_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G2_reg[15]\,
      I3 => Q(37),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(36),
      O => \result_G2[7]_i_3_n_0\
    );
\result_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[8]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[8]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(37),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(36),
      O => \result_G2[8]_i_2_n_0\
    );
\result_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G2_reg[15]\,
      I3 => Q(33),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(32),
      O => \result_G2[8]_i_3_n_0\
    );
\result_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[9]_i_2_n_0\,
      I1 => \result_G2_reg[0]\(0),
      I2 => \result_G2[9]_i_3_n_0\,
      I3 => \result_G2_reg[1]\,
      I4 => \result_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\,
      I1 => \result_G2_reg[1]\,
      I2 => Q(33),
      I3 => \result_G2_reg[15]_0\,
      I4 => Q(32),
      O => \result_G2[9]_i_2_n_0\
    );
\result_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G2_reg[15]\,
      I3 => Q(29),
      I4 => \result_G2_reg[15]_0\,
      I5 => Q(28),
      O => \result_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  signal \result_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[0]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[0]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(68),
      O => \result_H1[0]_i_2_n_0\
    );
\result_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(64),
      O => \result_H1[0]_i_3_n_0\
    );
\result_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[10]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[10]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(28),
      O => \result_H1[10]_i_2_n_0\
    );
\result_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(24),
      O => \result_H1[10]_i_3_n_0\
    );
\result_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[11]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[11]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(24),
      O => \result_H1[11]_i_2_n_0\
    );
\result_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(20),
      O => \result_H1[11]_i_3_n_0\
    );
\result_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[12]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[12]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(20),
      O => \result_H1[12]_i_2_n_0\
    );
\result_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(16),
      O => \result_H1[12]_i_3_n_0\
    );
\result_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[13]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[13]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(16),
      O => \result_H1[13]_i_2_n_0\
    );
\result_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(12),
      O => \result_H1[13]_i_3_n_0\
    );
\result_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[14]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[14]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(12),
      O => \result_H1[14]_i_2_n_0\
    );
\result_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(8),
      O => \result_H1[14]_i_3_n_0\
    );
\result_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[15]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[15]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(8),
      O => \result_H1[15]_i_2_n_0\
    );
\result_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(4),
      O => \result_H1[15]_i_3_n_0\
    );
\result_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(0),
      O => \result_H1[15]_i_4_n_0\
    );
\result_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[1]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[1]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(64),
      O => \result_H1[1]_i_2_n_0\
    );
\result_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(60),
      O => \result_H1[1]_i_3_n_0\
    );
\result_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[2]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[2]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(60),
      O => \result_H1[2]_i_2_n_0\
    );
\result_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(56),
      O => \result_H1[2]_i_3_n_0\
    );
\result_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[3]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[3]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(56),
      O => \result_H1[3]_i_2_n_0\
    );
\result_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(52),
      O => \result_H1[3]_i_3_n_0\
    );
\result_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[4]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[4]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(52),
      O => \result_H1[4]_i_2_n_0\
    );
\result_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(48),
      O => \result_H1[4]_i_3_n_0\
    );
\result_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[5]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[5]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(48),
      O => \result_H1[5]_i_2_n_0\
    );
\result_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(44),
      O => \result_H1[5]_i_3_n_0\
    );
\result_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[6]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[6]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(44),
      O => \result_H1[6]_i_2_n_0\
    );
\result_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(40),
      O => \result_H1[6]_i_3_n_0\
    );
\result_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[7]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[7]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(40),
      O => \result_H1[7]_i_2_n_0\
    );
\result_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(36),
      O => \result_H1[7]_i_3_n_0\
    );
\result_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[8]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[8]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(36),
      O => \result_H1[8]_i_2_n_0\
    );
\result_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(32),
      O => \result_H1[8]_i_3_n_0\
    );
\result_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[9]_i_2_n_0\,
      I1 => \result_H1_reg[0]\(3),
      I2 => \result_H1[9]_i_3_n_0\,
      I3 => \result_H1_reg[0]\(2),
      I4 => \result_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[0]\(1),
      I1 => \result_H1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_H1_reg[0]\(0),
      I4 => Q(32),
      O => \result_H1[9]_i_2_n_0\
    );
\result_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(28),
      O => \result_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_H2_reg[15]\ : in STD_LOGIC;
    \result_H2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  signal \result_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[0]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[0]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(68),
      O => \result_H2[0]_i_2_n_0\
    );
\result_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H2_reg[15]\,
      I3 => Q(65),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(64),
      O => \result_H2[0]_i_3_n_0\
    );
\result_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[10]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[10]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(28),
      O => \result_H2[10]_i_2_n_0\
    );
\result_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H2_reg[15]\,
      I3 => Q(25),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(24),
      O => \result_H2[10]_i_3_n_0\
    );
\result_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[11]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[11]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(24),
      O => \result_H2[11]_i_2_n_0\
    );
\result_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H2_reg[15]\,
      I3 => Q(21),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(20),
      O => \result_H2[11]_i_3_n_0\
    );
\result_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[12]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[12]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(20),
      O => \result_H2[12]_i_2_n_0\
    );
\result_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H2_reg[15]\,
      I3 => Q(17),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(16),
      O => \result_H2[12]_i_3_n_0\
    );
\result_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[13]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[13]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(16),
      O => \result_H2[13]_i_2_n_0\
    );
\result_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H2_reg[15]\,
      I3 => Q(13),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(12),
      O => \result_H2[13]_i_3_n_0\
    );
\result_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[14]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[14]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(12),
      O => \result_H2[14]_i_2_n_0\
    );
\result_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H2_reg[15]\,
      I3 => Q(9),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(8),
      O => \result_H2[14]_i_3_n_0\
    );
\result_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[15]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[15]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(8),
      O => \result_H2[15]_i_2_n_0\
    );
\result_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H2_reg[15]\,
      I3 => Q(5),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(4),
      O => \result_H2[15]_i_3_n_0\
    );
\result_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H2_reg[15]\,
      I3 => Q(1),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(0),
      O => \result_H2[15]_i_4_n_0\
    );
\result_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[1]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[1]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(64),
      O => \result_H2[1]_i_2_n_0\
    );
\result_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H2_reg[15]\,
      I3 => Q(61),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(60),
      O => \result_H2[1]_i_3_n_0\
    );
\result_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[2]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[2]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(60),
      O => \result_H2[2]_i_2_n_0\
    );
\result_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H2_reg[15]\,
      I3 => Q(57),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(56),
      O => \result_H2[2]_i_3_n_0\
    );
\result_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[3]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[3]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(56),
      O => \result_H2[3]_i_2_n_0\
    );
\result_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H2_reg[15]\,
      I3 => Q(53),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(52),
      O => \result_H2[3]_i_3_n_0\
    );
\result_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[4]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[4]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(52),
      O => \result_H2[4]_i_2_n_0\
    );
\result_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H2_reg[15]\,
      I3 => Q(49),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(48),
      O => \result_H2[4]_i_3_n_0\
    );
\result_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[5]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[5]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(48),
      O => \result_H2[5]_i_2_n_0\
    );
\result_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H2_reg[15]\,
      I3 => Q(45),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(44),
      O => \result_H2[5]_i_3_n_0\
    );
\result_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[6]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[6]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(44),
      O => \result_H2[6]_i_2_n_0\
    );
\result_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H2_reg[15]\,
      I3 => Q(41),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(40),
      O => \result_H2[6]_i_3_n_0\
    );
\result_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[7]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[7]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(40),
      O => \result_H2[7]_i_2_n_0\
    );
\result_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H2_reg[15]\,
      I3 => Q(37),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(36),
      O => \result_H2[7]_i_3_n_0\
    );
\result_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[8]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[8]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(36),
      O => \result_H2[8]_i_2_n_0\
    );
\result_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H2_reg[15]\,
      I3 => Q(33),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(32),
      O => \result_H2[8]_i_3_n_0\
    );
\result_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[9]_i_2_n_0\,
      I1 => \result_H2_reg[0]\(1),
      I2 => \result_H2[9]_i_3_n_0\,
      I3 => \result_H2_reg[0]\(0),
      I4 => \result_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\,
      I1 => \result_H2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_H2_reg[15]_0\,
      I4 => Q(32),
      O => \result_H2[9]_i_2_n_0\
    );
\result_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H2_reg[15]\,
      I3 => Q(29),
      I4 => \result_H2_reg[15]_0\,
      I5 => Q(28),
      O => \result_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  signal \result_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_I1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[0]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[0]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[1]_i_3_n_0\,
      O => D(0)
    );
\result_I1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(69),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(68),
      O => \result_I1[0]_i_2_n_0\
    );
\result_I1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(64),
      O => \result_I1[0]_i_3_n_0\
    );
\result_I1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[10]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[10]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[11]_i_3_n_0\,
      O => D(10)
    );
\result_I1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(29),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(28),
      O => \result_I1[10]_i_2_n_0\
    );
\result_I1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(24),
      O => \result_I1[10]_i_3_n_0\
    );
\result_I1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[11]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[11]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[12]_i_3_n_0\,
      O => D(11)
    );
\result_I1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(25),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(24),
      O => \result_I1[11]_i_2_n_0\
    );
\result_I1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(20),
      O => \result_I1[11]_i_3_n_0\
    );
\result_I1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[12]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[12]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[13]_i_3_n_0\,
      O => D(12)
    );
\result_I1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(21),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(20),
      O => \result_I1[12]_i_2_n_0\
    );
\result_I1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(16),
      O => \result_I1[12]_i_3_n_0\
    );
\result_I1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[13]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[13]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[14]_i_3_n_0\,
      O => D(13)
    );
\result_I1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(17),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(16),
      O => \result_I1[13]_i_2_n_0\
    );
\result_I1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(12),
      O => \result_I1[13]_i_3_n_0\
    );
\result_I1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[14]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[14]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_I1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(13),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(12),
      O => \result_I1[14]_i_2_n_0\
    );
\result_I1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(8),
      O => \result_I1[14]_i_3_n_0\
    );
\result_I1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[15]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[15]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_I1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(9),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(8),
      O => \result_I1[15]_i_2_n_0\
    );
\result_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(4),
      O => \result_I1[15]_i_3_n_0\
    );
\result_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(0),
      O => \result_I1[15]_i_4_n_0\
    );
\result_I1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[1]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[1]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[2]_i_3_n_0\,
      O => D(1)
    );
\result_I1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(65),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(64),
      O => \result_I1[1]_i_2_n_0\
    );
\result_I1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(60),
      O => \result_I1[1]_i_3_n_0\
    );
\result_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[2]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[2]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[3]_i_3_n_0\,
      O => D(2)
    );
\result_I1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(61),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(60),
      O => \result_I1[2]_i_2_n_0\
    );
\result_I1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(56),
      O => \result_I1[2]_i_3_n_0\
    );
\result_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[3]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[3]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[4]_i_3_n_0\,
      O => D(3)
    );
\result_I1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(57),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(56),
      O => \result_I1[3]_i_2_n_0\
    );
\result_I1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(52),
      O => \result_I1[3]_i_3_n_0\
    );
\result_I1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[4]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[4]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[5]_i_3_n_0\,
      O => D(4)
    );
\result_I1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(53),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(52),
      O => \result_I1[4]_i_2_n_0\
    );
\result_I1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(48),
      O => \result_I1[4]_i_3_n_0\
    );
\result_I1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[5]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[5]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[6]_i_3_n_0\,
      O => D(5)
    );
\result_I1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(49),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(48),
      O => \result_I1[5]_i_2_n_0\
    );
\result_I1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(44),
      O => \result_I1[5]_i_3_n_0\
    );
\result_I1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[6]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[6]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[7]_i_3_n_0\,
      O => D(6)
    );
\result_I1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(45),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(44),
      O => \result_I1[6]_i_2_n_0\
    );
\result_I1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(40),
      O => \result_I1[6]_i_3_n_0\
    );
\result_I1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[7]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[7]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[8]_i_3_n_0\,
      O => D(7)
    );
\result_I1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(41),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(40),
      O => \result_I1[7]_i_2_n_0\
    );
\result_I1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(36),
      O => \result_I1[7]_i_3_n_0\
    );
\result_I1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[8]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[8]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[9]_i_3_n_0\,
      O => D(8)
    );
\result_I1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(37),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(36),
      O => \result_I1[8]_i_2_n_0\
    );
\result_I1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(32),
      O => \result_I1[8]_i_3_n_0\
    );
\result_I1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I1[9]_i_2_n_0\,
      I1 => \result_I1_reg[0]\(3),
      I2 => \result_I1[9]_i_3_n_0\,
      I3 => \result_I1_reg[0]\(2),
      I4 => \result_I1[10]_i_3_n_0\,
      O => D(9)
    );
\result_I1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I1_reg[0]\(1),
      I1 => \result_I1_reg[0]\(2),
      I2 => Q(33),
      I3 => \result_I1_reg[0]\(0),
      I4 => Q(32),
      O => \result_I1[9]_i_2_n_0\
    );
\result_I1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(28),
      O => \result_I1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_I2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_I2_reg[15]\ : in STD_LOGIC;
    \result_I2_reg[15]_0\ : in STD_LOGIC;
    \result_I2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  signal \result_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[0]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[0]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[1]_i_3_n_0\,
      O => D(0)
    );
\result_I2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(69),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(68),
      O => \result_I2[0]_i_2_n_0\
    );
\result_I2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I2_reg[15]\,
      I3 => Q(65),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(64),
      O => \result_I2[0]_i_3_n_0\
    );
\result_I2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[10]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[10]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[11]_i_3_n_0\,
      O => D(10)
    );
\result_I2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(29),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(28),
      O => \result_I2[10]_i_2_n_0\
    );
\result_I2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I2_reg[15]\,
      I3 => Q(25),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(24),
      O => \result_I2[10]_i_3_n_0\
    );
\result_I2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[11]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[11]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[12]_i_3_n_0\,
      O => D(11)
    );
\result_I2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(25),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(24),
      O => \result_I2[11]_i_2_n_0\
    );
\result_I2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I2_reg[15]\,
      I3 => Q(21),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(20),
      O => \result_I2[11]_i_3_n_0\
    );
\result_I2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[12]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[12]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[13]_i_3_n_0\,
      O => D(12)
    );
\result_I2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(21),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(20),
      O => \result_I2[12]_i_2_n_0\
    );
\result_I2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I2_reg[15]\,
      I3 => Q(17),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(16),
      O => \result_I2[12]_i_3_n_0\
    );
\result_I2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[13]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[13]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[14]_i_3_n_0\,
      O => D(13)
    );
\result_I2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(17),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(16),
      O => \result_I2[13]_i_2_n_0\
    );
\result_I2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I2_reg[15]\,
      I3 => Q(13),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(12),
      O => \result_I2[13]_i_3_n_0\
    );
\result_I2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[14]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[14]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_I2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(13),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(12),
      O => \result_I2[14]_i_2_n_0\
    );
\result_I2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I2_reg[15]\,
      I3 => Q(9),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(8),
      O => \result_I2[14]_i_3_n_0\
    );
\result_I2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[15]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[15]_i_3_n_0\,
      I3 => \result_I2_reg[11]\,
      I4 => \result_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_I2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[11]\,
      I2 => Q(9),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(8),
      O => \result_I2[15]_i_2_n_0\
    );
\result_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I2_reg[15]\,
      I3 => Q(5),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(4),
      O => \result_I2[15]_i_3_n_0\
    );
\result_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I2_reg[15]\,
      I3 => Q(1),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(0),
      O => \result_I2[15]_i_4_n_0\
    );
\result_I2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[1]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[1]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[2]_i_3_n_0\,
      O => D(1)
    );
\result_I2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(65),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(64),
      O => \result_I2[1]_i_2_n_0\
    );
\result_I2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I2_reg[15]\,
      I3 => Q(61),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(60),
      O => \result_I2[1]_i_3_n_0\
    );
\result_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[2]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[2]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[3]_i_3_n_0\,
      O => D(2)
    );
\result_I2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(61),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(60),
      O => \result_I2[2]_i_2_n_0\
    );
\result_I2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I2_reg[15]\,
      I3 => Q(57),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(56),
      O => \result_I2[2]_i_3_n_0\
    );
\result_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[3]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[3]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[4]_i_3_n_0\,
      O => D(3)
    );
\result_I2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(57),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(56),
      O => \result_I2[3]_i_2_n_0\
    );
\result_I2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I2_reg[15]\,
      I3 => Q(53),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(52),
      O => \result_I2[3]_i_3_n_0\
    );
\result_I2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[4]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[4]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[5]_i_3_n_0\,
      O => D(4)
    );
\result_I2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(53),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(52),
      O => \result_I2[4]_i_2_n_0\
    );
\result_I2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I2_reg[15]\,
      I3 => Q(49),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(48),
      O => \result_I2[4]_i_3_n_0\
    );
\result_I2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[5]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[5]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[6]_i_3_n_0\,
      O => D(5)
    );
\result_I2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(49),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(48),
      O => \result_I2[5]_i_2_n_0\
    );
\result_I2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I2_reg[15]\,
      I3 => Q(45),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(44),
      O => \result_I2[5]_i_3_n_0\
    );
\result_I2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[6]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[6]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[7]_i_3_n_0\,
      O => D(6)
    );
\result_I2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(45),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(44),
      O => \result_I2[6]_i_2_n_0\
    );
\result_I2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I2_reg[15]\,
      I3 => Q(41),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(40),
      O => \result_I2[6]_i_3_n_0\
    );
\result_I2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[7]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[7]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[8]_i_3_n_0\,
      O => D(7)
    );
\result_I2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(41),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(40),
      O => \result_I2[7]_i_2_n_0\
    );
\result_I2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I2_reg[15]\,
      I3 => Q(37),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(36),
      O => \result_I2[7]_i_3_n_0\
    );
\result_I2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[8]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[8]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[9]_i_3_n_0\,
      O => D(8)
    );
\result_I2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(37),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(36),
      O => \result_I2[8]_i_2_n_0\
    );
\result_I2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I2_reg[15]\,
      I3 => Q(33),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(32),
      O => \result_I2[8]_i_3_n_0\
    );
\result_I2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_I2[9]_i_2_n_0\,
      I1 => \result_I2_reg[0]\(0),
      I2 => \result_I2[9]_i_3_n_0\,
      I3 => \result_I2_reg[1]\,
      I4 => \result_I2[10]_i_3_n_0\,
      O => D(9)
    );
\result_I2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_I2_reg[15]\,
      I1 => \result_I2_reg[1]\,
      I2 => Q(33),
      I3 => \result_I2_reg[15]_0\,
      I4 => Q(32),
      O => \result_I2[9]_i_2_n_0\
    );
\result_I2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I2_reg[15]\,
      I3 => Q(29),
      I4 => \result_I2_reg[15]_0\,
      I5 => Q(28),
      O => \result_I2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \result_J1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  signal \result_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_J1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[0]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[0]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[1]_i_3_n_0\,
      O => D(0)
    );
\result_J1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(69),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(68),
      O => \result_J1[0]_i_2_n_0\
    );
\result_J1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(64),
      O => \result_J1[0]_i_3_n_0\
    );
\result_J1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[10]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[10]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[11]_i_3_n_0\,
      O => D(10)
    );
\result_J1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(29),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(28),
      O => \result_J1[10]_i_2_n_0\
    );
\result_J1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(24),
      O => \result_J1[10]_i_3_n_0\
    );
\result_J1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[11]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[11]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[12]_i_3_n_0\,
      O => D(11)
    );
\result_J1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(25),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(24),
      O => \result_J1[11]_i_2_n_0\
    );
\result_J1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(20),
      O => \result_J1[11]_i_3_n_0\
    );
\result_J1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[12]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[12]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[13]_i_3_n_0\,
      O => D(12)
    );
\result_J1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(21),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(20),
      O => \result_J1[12]_i_2_n_0\
    );
\result_J1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(16),
      O => \result_J1[12]_i_3_n_0\
    );
\result_J1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[13]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[13]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[14]_i_3_n_0\,
      O => D(13)
    );
\result_J1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(17),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(16),
      O => \result_J1[13]_i_2_n_0\
    );
\result_J1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(12),
      O => \result_J1[13]_i_3_n_0\
    );
\result_J1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[14]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[14]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_J1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(13),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(12),
      O => \result_J1[14]_i_2_n_0\
    );
\result_J1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(8),
      O => \result_J1[14]_i_3_n_0\
    );
\result_J1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[15]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[15]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_J1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(9),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(8),
      O => \result_J1[15]_i_2_n_0\
    );
\result_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(4),
      O => \result_J1[15]_i_3_n_0\
    );
\result_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(0),
      O => \result_J1[15]_i_4_n_0\
    );
\result_J1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[1]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[1]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[2]_i_3_n_0\,
      O => D(1)
    );
\result_J1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(65),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(64),
      O => \result_J1[1]_i_2_n_0\
    );
\result_J1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(60),
      O => \result_J1[1]_i_3_n_0\
    );
\result_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[2]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[2]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[3]_i_3_n_0\,
      O => D(2)
    );
\result_J1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(61),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(60),
      O => \result_J1[2]_i_2_n_0\
    );
\result_J1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(56),
      O => \result_J1[2]_i_3_n_0\
    );
\result_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[3]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[3]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[4]_i_3_n_0\,
      O => D(3)
    );
\result_J1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(57),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(56),
      O => \result_J1[3]_i_2_n_0\
    );
\result_J1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(52),
      O => \result_J1[3]_i_3_n_0\
    );
\result_J1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[4]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[4]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[5]_i_3_n_0\,
      O => D(4)
    );
\result_J1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(53),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(52),
      O => \result_J1[4]_i_2_n_0\
    );
\result_J1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(48),
      O => \result_J1[4]_i_3_n_0\
    );
\result_J1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[5]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[5]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[6]_i_3_n_0\,
      O => D(5)
    );
\result_J1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(49),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(48),
      O => \result_J1[5]_i_2_n_0\
    );
\result_J1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(44),
      O => \result_J1[5]_i_3_n_0\
    );
\result_J1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[6]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[6]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[7]_i_3_n_0\,
      O => D(6)
    );
\result_J1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(45),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(44),
      O => \result_J1[6]_i_2_n_0\
    );
\result_J1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(40),
      O => \result_J1[6]_i_3_n_0\
    );
\result_J1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[7]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[7]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[8]_i_3_n_0\,
      O => D(7)
    );
\result_J1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(41),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(40),
      O => \result_J1[7]_i_2_n_0\
    );
\result_J1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(36),
      O => \result_J1[7]_i_3_n_0\
    );
\result_J1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[8]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[8]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[9]_i_3_n_0\,
      O => D(8)
    );
\result_J1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(37),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(36),
      O => \result_J1[8]_i_2_n_0\
    );
\result_J1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(32),
      O => \result_J1[8]_i_3_n_0\
    );
\result_J1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_J1[9]_i_2_n_0\,
      I1 => \result_J1_reg[0]\(2),
      I2 => \result_J1[9]_i_3_n_0\,
      I3 => \result_J1_reg[1]\,
      I4 => \result_J1[10]_i_3_n_0\,
      O => D(9)
    );
\result_J1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_J1_reg[0]\(1),
      I1 => \result_J1_reg[1]\,
      I2 => Q(33),
      I3 => \result_J1_reg[0]\(0),
      I4 => Q(32),
      O => \result_J1[9]_i_2_n_0\
    );
\result_J1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(28),
      O => \result_J1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_A1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_A1_reg[15]\ : in STD_LOGIC;
    \result_DDR_A1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  signal \result_DDR_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[0]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[0]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_A1[0]_i_2_n_0\
    );
\result_DDR_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_A1[0]_i_3_n_0\
    );
\result_DDR_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[10]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[10]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_A1[10]_i_2_n_0\
    );
\result_DDR_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_A1[10]_i_3_n_0\
    );
\result_DDR_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[11]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[11]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_A1[11]_i_2_n_0\
    );
\result_DDR_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_A1[11]_i_3_n_0\
    );
\result_DDR_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[12]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[12]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_A1[12]_i_2_n_0\
    );
\result_DDR_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_A1[12]_i_3_n_0\
    );
\result_DDR_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[13]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[13]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_A1[13]_i_2_n_0\
    );
\result_DDR_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_A1[13]_i_3_n_0\
    );
\result_DDR_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[14]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[14]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_A1[14]_i_2_n_0\
    );
\result_DDR_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_A1[14]_i_3_n_0\
    );
\result_DDR_A1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[15]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[15]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_A1[15]_i_2_n_0\
    );
\result_DDR_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_A1[15]_i_3_n_0\
    );
\result_DDR_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_A1[15]_i_4_n_0\
    );
\result_DDR_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[1]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[1]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_A1[1]_i_2_n_0\
    );
\result_DDR_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_A1[1]_i_3_n_0\
    );
\result_DDR_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[2]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[2]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_A1[2]_i_2_n_0\
    );
\result_DDR_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_A1[2]_i_3_n_0\
    );
\result_DDR_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[3]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[3]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_A1[3]_i_2_n_0\
    );
\result_DDR_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_A1[3]_i_3_n_0\
    );
\result_DDR_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[4]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[4]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_A1[4]_i_2_n_0\
    );
\result_DDR_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_A1[4]_i_3_n_0\
    );
\result_DDR_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[5]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[5]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_A1[5]_i_2_n_0\
    );
\result_DDR_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_A1[5]_i_3_n_0\
    );
\result_DDR_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[6]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[6]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_A1[6]_i_2_n_0\
    );
\result_DDR_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_A1[6]_i_3_n_0\
    );
\result_DDR_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[7]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[7]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_A1[7]_i_2_n_0\
    );
\result_DDR_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_A1[7]_i_3_n_0\
    );
\result_DDR_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[8]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[8]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_A1[8]_i_2_n_0\
    );
\result_DDR_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_A1[8]_i_3_n_0\
    );
\result_DDR_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[9]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[0]\(0),
      I2 => \result_DDR_A1[9]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[1]\,
      I4 => \result_DDR_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\,
      I1 => \result_DDR_A1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_A1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_A1[9]_i_2_n_0\
    );
\result_DDR_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_A1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_E2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_E2_reg[15]\ : in STD_LOGIC;
    \result_DDR_E2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  signal \result_DDR_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[0]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[0]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_E2[0]_i_2_n_0\
    );
\result_DDR_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_E2[0]_i_3_n_0\
    );
\result_DDR_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[10]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[10]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_E2[10]_i_2_n_0\
    );
\result_DDR_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_E2[10]_i_3_n_0\
    );
\result_DDR_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[11]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[11]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_E2[11]_i_2_n_0\
    );
\result_DDR_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_E2[11]_i_3_n_0\
    );
\result_DDR_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[12]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[12]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_E2[12]_i_2_n_0\
    );
\result_DDR_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_E2[12]_i_3_n_0\
    );
\result_DDR_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[13]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[13]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_E2[13]_i_2_n_0\
    );
\result_DDR_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_E2[13]_i_3_n_0\
    );
\result_DDR_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[14]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[14]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_E2[14]_i_2_n_0\
    );
\result_DDR_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_E2[14]_i_3_n_0\
    );
\result_DDR_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[15]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[15]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_E2[15]_i_2_n_0\
    );
\result_DDR_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_E2[15]_i_3_n_0\
    );
\result_DDR_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_E2[15]_i_4_n_0\
    );
\result_DDR_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[1]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[1]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_E2[1]_i_2_n_0\
    );
\result_DDR_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_E2[1]_i_3_n_0\
    );
\result_DDR_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[2]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[2]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_E2[2]_i_2_n_0\
    );
\result_DDR_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_E2[2]_i_3_n_0\
    );
\result_DDR_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[3]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[3]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_E2[3]_i_2_n_0\
    );
\result_DDR_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_E2[3]_i_3_n_0\
    );
\result_DDR_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[4]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[4]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_E2[4]_i_2_n_0\
    );
\result_DDR_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_E2[4]_i_3_n_0\
    );
\result_DDR_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[5]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[5]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_E2[5]_i_2_n_0\
    );
\result_DDR_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_E2[5]_i_3_n_0\
    );
\result_DDR_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[6]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[6]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_E2[6]_i_2_n_0\
    );
\result_DDR_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_E2[6]_i_3_n_0\
    );
\result_DDR_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[7]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[7]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_E2[7]_i_2_n_0\
    );
\result_DDR_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_E2[7]_i_3_n_0\
    );
\result_DDR_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[8]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[8]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_E2[8]_i_2_n_0\
    );
\result_DDR_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_E2[8]_i_3_n_0\
    );
\result_DDR_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[9]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[0]\(0),
      I2 => \result_DDR_E2[9]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[1]\,
      I4 => \result_DDR_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\,
      I1 => \result_DDR_E2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_E2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_E2[9]_i_2_n_0\
    );
\result_DDR_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_E2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_F1_reg[15]\ : in STD_LOGIC;
    \result_DDR_F1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  signal \result_DDR_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[0]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[0]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_F1[0]_i_2_n_0\
    );
\result_DDR_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_F1[0]_i_3_n_0\
    );
\result_DDR_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[10]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[10]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_F1[10]_i_2_n_0\
    );
\result_DDR_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_F1[10]_i_3_n_0\
    );
\result_DDR_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[11]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[11]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_F1[11]_i_2_n_0\
    );
\result_DDR_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_F1[11]_i_3_n_0\
    );
\result_DDR_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[12]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[12]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_F1[12]_i_2_n_0\
    );
\result_DDR_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_F1[12]_i_3_n_0\
    );
\result_DDR_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[13]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[13]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_F1[13]_i_2_n_0\
    );
\result_DDR_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_F1[13]_i_3_n_0\
    );
\result_DDR_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[14]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[14]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_F1[14]_i_2_n_0\
    );
\result_DDR_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_F1[14]_i_3_n_0\
    );
\result_DDR_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[15]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[15]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_F1[15]_i_2_n_0\
    );
\result_DDR_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_F1[15]_i_3_n_0\
    );
\result_DDR_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_F1[15]_i_4_n_0\
    );
\result_DDR_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[1]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[1]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_F1[1]_i_2_n_0\
    );
\result_DDR_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_F1[1]_i_3_n_0\
    );
\result_DDR_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[2]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[2]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_F1[2]_i_2_n_0\
    );
\result_DDR_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_F1[2]_i_3_n_0\
    );
\result_DDR_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[3]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[3]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_F1[3]_i_2_n_0\
    );
\result_DDR_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_F1[3]_i_3_n_0\
    );
\result_DDR_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[4]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[4]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_F1[4]_i_2_n_0\
    );
\result_DDR_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_F1[4]_i_3_n_0\
    );
\result_DDR_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[5]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[5]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_F1[5]_i_2_n_0\
    );
\result_DDR_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_F1[5]_i_3_n_0\
    );
\result_DDR_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[6]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[6]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_F1[6]_i_2_n_0\
    );
\result_DDR_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_F1[6]_i_3_n_0\
    );
\result_DDR_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[7]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[7]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_F1[7]_i_2_n_0\
    );
\result_DDR_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_F1[7]_i_3_n_0\
    );
\result_DDR_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[8]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[8]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_F1[8]_i_2_n_0\
    );
\result_DDR_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_F1[8]_i_3_n_0\
    );
\result_DDR_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[9]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[0]\(1),
      I2 => \result_DDR_F1[9]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[0]\(0),
      I4 => \result_DDR_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\,
      I1 => \result_DDR_F1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_F1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_F1[9]_i_2_n_0\
    );
\result_DDR_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_F1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_F2_reg[15]\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  signal \result_DDR_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[0]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[0]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_F2[0]_i_2_n_0\
    );
\result_DDR_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_F2[0]_i_3_n_0\
    );
\result_DDR_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[10]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[10]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_F2[10]_i_2_n_0\
    );
\result_DDR_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_F2[10]_i_3_n_0\
    );
\result_DDR_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[11]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[11]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_F2[11]_i_2_n_0\
    );
\result_DDR_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_F2[11]_i_3_n_0\
    );
\result_DDR_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[12]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[12]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_F2[12]_i_2_n_0\
    );
\result_DDR_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_F2[12]_i_3_n_0\
    );
\result_DDR_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[13]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[13]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_F2[13]_i_2_n_0\
    );
\result_DDR_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_F2[13]_i_3_n_0\
    );
\result_DDR_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[14]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[14]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_F2[14]_i_2_n_0\
    );
\result_DDR_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_F2[14]_i_3_n_0\
    );
\result_DDR_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[15]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[15]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_F2[15]_i_2_n_0\
    );
\result_DDR_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_F2[15]_i_3_n_0\
    );
\result_DDR_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_F2[15]_i_4_n_0\
    );
\result_DDR_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[1]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[1]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_F2[1]_i_2_n_0\
    );
\result_DDR_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_F2[1]_i_3_n_0\
    );
\result_DDR_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[2]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[2]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_F2[2]_i_2_n_0\
    );
\result_DDR_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_F2[2]_i_3_n_0\
    );
\result_DDR_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[3]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[3]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_F2[3]_i_2_n_0\
    );
\result_DDR_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_F2[3]_i_3_n_0\
    );
\result_DDR_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[4]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[4]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_F2[4]_i_2_n_0\
    );
\result_DDR_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_F2[4]_i_3_n_0\
    );
\result_DDR_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[5]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[5]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_F2[5]_i_2_n_0\
    );
\result_DDR_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_F2[5]_i_3_n_0\
    );
\result_DDR_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[6]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[6]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_F2[6]_i_2_n_0\
    );
\result_DDR_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_F2[6]_i_3_n_0\
    );
\result_DDR_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[7]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[7]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_F2[7]_i_2_n_0\
    );
\result_DDR_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_F2[7]_i_3_n_0\
    );
\result_DDR_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[8]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[8]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_F2[8]_i_2_n_0\
    );
\result_DDR_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_F2[8]_i_3_n_0\
    );
\result_DDR_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[9]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[0]\(1),
      I2 => \result_DDR_F2[9]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[0]\(0),
      I4 => \result_DDR_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\,
      I1 => \result_DDR_F2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_F2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_F2[9]_i_2_n_0\
    );
\result_DDR_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_F2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_G1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_G1_reg[15]\ : in STD_LOGIC;
    \result_DDR_G1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  signal \result_DDR_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[0]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[0]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_G1[0]_i_2_n_0\
    );
\result_DDR_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_G1[0]_i_3_n_0\
    );
\result_DDR_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[10]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[10]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_G1[10]_i_2_n_0\
    );
\result_DDR_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_G1[10]_i_3_n_0\
    );
\result_DDR_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[11]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[11]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_G1[11]_i_2_n_0\
    );
\result_DDR_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_G1[11]_i_3_n_0\
    );
\result_DDR_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[12]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[12]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_G1[12]_i_2_n_0\
    );
\result_DDR_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_G1[12]_i_3_n_0\
    );
\result_DDR_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[13]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[13]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_G1[13]_i_2_n_0\
    );
\result_DDR_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_G1[13]_i_3_n_0\
    );
\result_DDR_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[14]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[14]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_G1[14]_i_2_n_0\
    );
\result_DDR_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_G1[14]_i_3_n_0\
    );
\result_DDR_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[15]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[15]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_G1[15]_i_2_n_0\
    );
\result_DDR_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_G1[15]_i_3_n_0\
    );
\result_DDR_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_G1[15]_i_4_n_0\
    );
\result_DDR_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[1]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[1]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_G1[1]_i_2_n_0\
    );
\result_DDR_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_G1[1]_i_3_n_0\
    );
\result_DDR_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[2]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[2]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_G1[2]_i_2_n_0\
    );
\result_DDR_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_G1[2]_i_3_n_0\
    );
\result_DDR_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[3]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[3]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_G1[3]_i_2_n_0\
    );
\result_DDR_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_G1[3]_i_3_n_0\
    );
\result_DDR_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[4]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[4]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_G1[4]_i_2_n_0\
    );
\result_DDR_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_G1[4]_i_3_n_0\
    );
\result_DDR_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[5]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[5]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_G1[5]_i_2_n_0\
    );
\result_DDR_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_G1[5]_i_3_n_0\
    );
\result_DDR_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[6]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[6]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_G1[6]_i_2_n_0\
    );
\result_DDR_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_G1[6]_i_3_n_0\
    );
\result_DDR_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[7]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[7]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_G1[7]_i_2_n_0\
    );
\result_DDR_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_G1[7]_i_3_n_0\
    );
\result_DDR_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[8]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[8]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_G1[8]_i_2_n_0\
    );
\result_DDR_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_G1[8]_i_3_n_0\
    );
\result_DDR_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[9]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[0]\(0),
      I2 => \result_DDR_G1[9]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[1]\,
      I4 => \result_DDR_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\,
      I1 => \result_DDR_G1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_G1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_G1[9]_i_2_n_0\
    );
\result_DDR_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_G1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_G2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_G2_reg[15]\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  signal \result_DDR_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[0]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[0]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_G2[0]_i_2_n_0\
    );
\result_DDR_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_G2[0]_i_3_n_0\
    );
\result_DDR_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[10]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[10]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_G2[10]_i_2_n_0\
    );
\result_DDR_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_G2[10]_i_3_n_0\
    );
\result_DDR_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[11]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[11]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_G2[11]_i_2_n_0\
    );
\result_DDR_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_G2[11]_i_3_n_0\
    );
\result_DDR_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[12]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[12]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_G2[12]_i_2_n_0\
    );
\result_DDR_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_G2[12]_i_3_n_0\
    );
\result_DDR_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[13]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[13]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_G2[13]_i_2_n_0\
    );
\result_DDR_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_G2[13]_i_3_n_0\
    );
\result_DDR_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[14]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[14]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_G2[14]_i_2_n_0\
    );
\result_DDR_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_G2[14]_i_3_n_0\
    );
\result_DDR_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[15]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[15]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_G2[15]_i_2_n_0\
    );
\result_DDR_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_G2[15]_i_3_n_0\
    );
\result_DDR_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_G2[15]_i_4_n_0\
    );
\result_DDR_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[1]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[1]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_G2[1]_i_2_n_0\
    );
\result_DDR_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_G2[1]_i_3_n_0\
    );
\result_DDR_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[2]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[2]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_G2[2]_i_2_n_0\
    );
\result_DDR_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_G2[2]_i_3_n_0\
    );
\result_DDR_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[3]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[3]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_G2[3]_i_2_n_0\
    );
\result_DDR_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_G2[3]_i_3_n_0\
    );
\result_DDR_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[4]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[4]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_G2[4]_i_2_n_0\
    );
\result_DDR_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_G2[4]_i_3_n_0\
    );
\result_DDR_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[5]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[5]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_G2[5]_i_2_n_0\
    );
\result_DDR_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_G2[5]_i_3_n_0\
    );
\result_DDR_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[6]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[6]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_G2[6]_i_2_n_0\
    );
\result_DDR_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_G2[6]_i_3_n_0\
    );
\result_DDR_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[7]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[7]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_G2[7]_i_2_n_0\
    );
\result_DDR_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_G2[7]_i_3_n_0\
    );
\result_DDR_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[8]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[8]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_G2[8]_i_2_n_0\
    );
\result_DDR_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_G2[8]_i_3_n_0\
    );
\result_DDR_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[9]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[0]\(0),
      I2 => \result_DDR_G2[9]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[1]\,
      I4 => \result_DDR_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\,
      I1 => \result_DDR_G2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_G2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_G2[9]_i_2_n_0\
    );
\result_DDR_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_G2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_H1_reg[15]\ : in STD_LOGIC;
    \result_DDR_H1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  signal \result_DDR_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[0]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[0]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_H1[0]_i_2_n_0\
    );
\result_DDR_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_H1[0]_i_3_n_0\
    );
\result_DDR_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[10]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[10]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_H1[10]_i_2_n_0\
    );
\result_DDR_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_H1[10]_i_3_n_0\
    );
\result_DDR_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[11]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[11]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_H1[11]_i_2_n_0\
    );
\result_DDR_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_H1[11]_i_3_n_0\
    );
\result_DDR_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[12]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[12]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_H1[12]_i_2_n_0\
    );
\result_DDR_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_H1[12]_i_3_n_0\
    );
\result_DDR_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[13]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[13]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_H1[13]_i_2_n_0\
    );
\result_DDR_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_H1[13]_i_3_n_0\
    );
\result_DDR_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[14]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[14]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_H1[14]_i_2_n_0\
    );
\result_DDR_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_H1[14]_i_3_n_0\
    );
\result_DDR_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[15]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[15]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_H1[15]_i_2_n_0\
    );
\result_DDR_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_H1[15]_i_3_n_0\
    );
\result_DDR_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_H1[15]_i_4_n_0\
    );
\result_DDR_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[1]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[1]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_H1[1]_i_2_n_0\
    );
\result_DDR_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_H1[1]_i_3_n_0\
    );
\result_DDR_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[2]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[2]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_H1[2]_i_2_n_0\
    );
\result_DDR_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_H1[2]_i_3_n_0\
    );
\result_DDR_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[3]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[3]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_H1[3]_i_2_n_0\
    );
\result_DDR_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_H1[3]_i_3_n_0\
    );
\result_DDR_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[4]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[4]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_H1[4]_i_2_n_0\
    );
\result_DDR_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_H1[4]_i_3_n_0\
    );
\result_DDR_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[5]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[5]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_H1[5]_i_2_n_0\
    );
\result_DDR_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_H1[5]_i_3_n_0\
    );
\result_DDR_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[6]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[6]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_H1[6]_i_2_n_0\
    );
\result_DDR_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_H1[6]_i_3_n_0\
    );
\result_DDR_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[7]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[7]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_H1[7]_i_2_n_0\
    );
\result_DDR_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_H1[7]_i_3_n_0\
    );
\result_DDR_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[8]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[8]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_H1[8]_i_2_n_0\
    );
\result_DDR_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_H1[8]_i_3_n_0\
    );
\result_DDR_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[9]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[0]\(1),
      I2 => \result_DDR_H1[9]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[0]\(0),
      I4 => \result_DDR_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\,
      I1 => \result_DDR_H1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_H1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_H1[9]_i_2_n_0\
    );
\result_DDR_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_H1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_H2_reg[15]\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  signal \result_DDR_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[0]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[0]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_H2[0]_i_2_n_0\
    );
\result_DDR_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_H2[0]_i_3_n_0\
    );
\result_DDR_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[10]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[10]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_H2[10]_i_2_n_0\
    );
\result_DDR_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_H2[10]_i_3_n_0\
    );
\result_DDR_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[11]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[11]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_H2[11]_i_2_n_0\
    );
\result_DDR_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_H2[11]_i_3_n_0\
    );
\result_DDR_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[12]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[12]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_H2[12]_i_2_n_0\
    );
\result_DDR_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_H2[12]_i_3_n_0\
    );
\result_DDR_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[13]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[13]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_H2[13]_i_2_n_0\
    );
\result_DDR_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_H2[13]_i_3_n_0\
    );
\result_DDR_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[14]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[14]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_H2[14]_i_2_n_0\
    );
\result_DDR_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_H2[14]_i_3_n_0\
    );
\result_DDR_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[15]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[15]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_H2[15]_i_2_n_0\
    );
\result_DDR_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_H2[15]_i_3_n_0\
    );
\result_DDR_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_H2[15]_i_4_n_0\
    );
\result_DDR_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[1]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[1]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_H2[1]_i_2_n_0\
    );
\result_DDR_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_H2[1]_i_3_n_0\
    );
\result_DDR_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[2]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[2]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_H2[2]_i_2_n_0\
    );
\result_DDR_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_H2[2]_i_3_n_0\
    );
\result_DDR_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[3]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[3]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_H2[3]_i_2_n_0\
    );
\result_DDR_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_H2[3]_i_3_n_0\
    );
\result_DDR_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[4]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[4]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_H2[4]_i_2_n_0\
    );
\result_DDR_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_H2[4]_i_3_n_0\
    );
\result_DDR_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[5]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[5]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_H2[5]_i_2_n_0\
    );
\result_DDR_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_H2[5]_i_3_n_0\
    );
\result_DDR_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[6]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[6]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_H2[6]_i_2_n_0\
    );
\result_DDR_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_H2[6]_i_3_n_0\
    );
\result_DDR_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[7]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[7]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_H2[7]_i_2_n_0\
    );
\result_DDR_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_H2[7]_i_3_n_0\
    );
\result_DDR_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[8]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[8]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_H2[8]_i_2_n_0\
    );
\result_DDR_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_H2[8]_i_3_n_0\
    );
\result_DDR_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[9]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[0]\(1),
      I2 => \result_DDR_H2[9]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[0]\(0),
      I4 => \result_DDR_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\,
      I1 => \result_DDR_H2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_H2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_H2[9]_i_2_n_0\
    );
\result_DDR_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_H2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_I1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_I1_reg[15]\ : in STD_LOGIC;
    \result_DDR_I1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  signal \result_DDR_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_I1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[0]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[0]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_I1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_I1[0]_i_2_n_0\
    );
\result_DDR_I1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_I1[0]_i_3_n_0\
    );
\result_DDR_I1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[10]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[10]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_I1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_I1[10]_i_2_n_0\
    );
\result_DDR_I1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_I1[10]_i_3_n_0\
    );
\result_DDR_I1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[11]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[11]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_I1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_I1[11]_i_2_n_0\
    );
\result_DDR_I1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_I1[11]_i_3_n_0\
    );
\result_DDR_I1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[12]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[12]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_I1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_I1[12]_i_2_n_0\
    );
\result_DDR_I1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_I1[12]_i_3_n_0\
    );
\result_DDR_I1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[13]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[13]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_I1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_I1[13]_i_2_n_0\
    );
\result_DDR_I1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_I1[13]_i_3_n_0\
    );
\result_DDR_I1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[14]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[14]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_I1[14]_i_2_n_0\
    );
\result_DDR_I1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_I1[14]_i_3_n_0\
    );
\result_DDR_I1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[15]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[15]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[11]\,
      I4 => \result_DDR_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_I1[15]_i_2_n_0\
    );
\result_DDR_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_I1[15]_i_3_n_0\
    );
\result_DDR_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_I1[15]_i_4_n_0\
    );
\result_DDR_I1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[1]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[1]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_I1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_I1[1]_i_2_n_0\
    );
\result_DDR_I1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_I1[1]_i_3_n_0\
    );
\result_DDR_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[2]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[2]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_I1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_I1[2]_i_2_n_0\
    );
\result_DDR_I1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_I1[2]_i_3_n_0\
    );
\result_DDR_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[3]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[3]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_I1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_I1[3]_i_2_n_0\
    );
\result_DDR_I1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_I1[3]_i_3_n_0\
    );
\result_DDR_I1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[4]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[4]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_I1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_I1[4]_i_2_n_0\
    );
\result_DDR_I1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_I1[4]_i_3_n_0\
    );
\result_DDR_I1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[5]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[5]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_I1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_I1[5]_i_2_n_0\
    );
\result_DDR_I1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_I1[5]_i_3_n_0\
    );
\result_DDR_I1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[6]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[6]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_I1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_I1[6]_i_2_n_0\
    );
\result_DDR_I1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_I1[6]_i_3_n_0\
    );
\result_DDR_I1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[7]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[7]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_I1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_I1[7]_i_2_n_0\
    );
\result_DDR_I1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_I1[7]_i_3_n_0\
    );
\result_DDR_I1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[8]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[8]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_I1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_I1[8]_i_2_n_0\
    );
\result_DDR_I1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_I1[8]_i_3_n_0\
    );
\result_DDR_I1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I1[9]_i_2_n_0\,
      I1 => \result_DDR_I1_reg[0]\(0),
      I2 => \result_DDR_I1[9]_i_3_n_0\,
      I3 => \result_DDR_I1_reg[1]\,
      I4 => \result_DDR_I1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_I1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I1_reg[15]\,
      I1 => \result_DDR_I1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_I1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_I1[9]_i_2_n_0\
    );
\result_DDR_I1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_I1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_I1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_I2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_I2_reg[15]\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  signal \result_DDR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[0]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[0]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_I2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_I2[0]_i_2_n_0\
    );
\result_DDR_I2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_I2[0]_i_3_n_0\
    );
\result_DDR_I2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[10]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[10]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_I2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_I2[10]_i_2_n_0\
    );
\result_DDR_I2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_I2[10]_i_3_n_0\
    );
\result_DDR_I2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[11]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[11]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_I2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_I2[11]_i_2_n_0\
    );
\result_DDR_I2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_I2[11]_i_3_n_0\
    );
\result_DDR_I2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[12]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[12]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_I2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_I2[12]_i_2_n_0\
    );
\result_DDR_I2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_I2[12]_i_3_n_0\
    );
\result_DDR_I2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[13]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[13]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_I2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_I2[13]_i_2_n_0\
    );
\result_DDR_I2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_I2[13]_i_3_n_0\
    );
\result_DDR_I2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[14]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[14]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_I2[14]_i_2_n_0\
    );
\result_DDR_I2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_I2[14]_i_3_n_0\
    );
\result_DDR_I2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[15]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[15]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[11]\,
      I4 => \result_DDR_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_I2[15]_i_2_n_0\
    );
\result_DDR_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_I2[15]_i_3_n_0\
    );
\result_DDR_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_I2[15]_i_4_n_0\
    );
\result_DDR_I2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[1]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[1]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_I2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_I2[1]_i_2_n_0\
    );
\result_DDR_I2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_I2[1]_i_3_n_0\
    );
\result_DDR_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[2]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[2]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_I2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_I2[2]_i_2_n_0\
    );
\result_DDR_I2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_I2[2]_i_3_n_0\
    );
\result_DDR_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[3]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[3]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_I2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_I2[3]_i_2_n_0\
    );
\result_DDR_I2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_I2[3]_i_3_n_0\
    );
\result_DDR_I2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[4]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[4]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_I2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_I2[4]_i_2_n_0\
    );
\result_DDR_I2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_I2[4]_i_3_n_0\
    );
\result_DDR_I2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[5]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[5]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_I2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_I2[5]_i_2_n_0\
    );
\result_DDR_I2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_I2[5]_i_3_n_0\
    );
\result_DDR_I2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[6]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[6]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_I2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_I2[6]_i_2_n_0\
    );
\result_DDR_I2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_I2[6]_i_3_n_0\
    );
\result_DDR_I2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[7]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[7]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_I2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_I2[7]_i_2_n_0\
    );
\result_DDR_I2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_I2[7]_i_3_n_0\
    );
\result_DDR_I2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[8]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[8]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_I2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_I2[8]_i_2_n_0\
    );
\result_DDR_I2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_I2[8]_i_3_n_0\
    );
\result_DDR_I2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_I2[9]_i_2_n_0\,
      I1 => \result_DDR_I2_reg[0]\(0),
      I2 => \result_DDR_I2[9]_i_3_n_0\,
      I3 => \result_DDR_I2_reg[1]\,
      I4 => \result_DDR_I2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_I2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_I2_reg[15]\,
      I1 => \result_DDR_I2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_I2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_I2[9]_i_2_n_0\
    );
\result_DDR_I2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_I2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_I2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_J1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_J1_reg[15]\ : in STD_LOGIC;
    \result_DDR_J1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  signal \result_DDR_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_J1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[0]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[0]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_J1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_J1[0]_i_2_n_0\
    );
\result_DDR_J1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_J1[0]_i_3_n_0\
    );
\result_DDR_J1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[10]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[10]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_J1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_J1[10]_i_2_n_0\
    );
\result_DDR_J1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_J1[10]_i_3_n_0\
    );
\result_DDR_J1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[11]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[11]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_J1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_J1[11]_i_2_n_0\
    );
\result_DDR_J1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_J1[11]_i_3_n_0\
    );
\result_DDR_J1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[12]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[12]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_J1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_J1[12]_i_2_n_0\
    );
\result_DDR_J1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_J1[12]_i_3_n_0\
    );
\result_DDR_J1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[13]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[13]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_J1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_J1[13]_i_2_n_0\
    );
\result_DDR_J1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_J1[13]_i_3_n_0\
    );
\result_DDR_J1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[14]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[14]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_J1[14]_i_2_n_0\
    );
\result_DDR_J1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_J1[14]_i_3_n_0\
    );
\result_DDR_J1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[15]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[15]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_J1[15]_i_2_n_0\
    );
\result_DDR_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_J1[15]_i_3_n_0\
    );
\result_DDR_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_J1[15]_i_4_n_0\
    );
\result_DDR_J1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[1]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[1]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_J1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_J1[1]_i_2_n_0\
    );
\result_DDR_J1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_J1[1]_i_3_n_0\
    );
\result_DDR_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[2]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[2]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_J1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_J1[2]_i_2_n_0\
    );
\result_DDR_J1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_J1[2]_i_3_n_0\
    );
\result_DDR_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[3]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[3]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_J1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_J1[3]_i_2_n_0\
    );
\result_DDR_J1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_J1[3]_i_3_n_0\
    );
\result_DDR_J1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[4]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[4]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_J1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_J1[4]_i_2_n_0\
    );
\result_DDR_J1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_J1[4]_i_3_n_0\
    );
\result_DDR_J1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[5]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[5]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_J1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_J1[5]_i_2_n_0\
    );
\result_DDR_J1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_J1[5]_i_3_n_0\
    );
\result_DDR_J1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[6]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[6]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_J1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_J1[6]_i_2_n_0\
    );
\result_DDR_J1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_J1[6]_i_3_n_0\
    );
\result_DDR_J1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[7]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[7]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_J1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_J1[7]_i_2_n_0\
    );
\result_DDR_J1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_J1[7]_i_3_n_0\
    );
\result_DDR_J1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[8]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[8]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_J1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_J1[8]_i_2_n_0\
    );
\result_DDR_J1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_J1[8]_i_3_n_0\
    );
\result_DDR_J1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J1[9]_i_2_n_0\,
      I1 => \result_DDR_J1_reg[0]\(0),
      I2 => \result_DDR_J1[9]_i_3_n_0\,
      I3 => \result_DDR_J1_reg[1]\,
      I4 => \result_DDR_J1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_J1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J1_reg[15]\,
      I1 => \result_DDR_J1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_J1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_J1[9]_i_2_n_0\
    );
\result_DDR_J1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_J1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_J1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_A2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_A2_reg[15]\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  signal \result_DDR_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[0]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[0]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_A2[0]_i_2_n_0\
    );
\result_DDR_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_A2[0]_i_3_n_0\
    );
\result_DDR_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[10]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[10]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_A2[10]_i_2_n_0\
    );
\result_DDR_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_A2[10]_i_3_n_0\
    );
\result_DDR_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[11]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[11]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_A2[11]_i_2_n_0\
    );
\result_DDR_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_A2[11]_i_3_n_0\
    );
\result_DDR_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[12]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[12]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_A2[12]_i_2_n_0\
    );
\result_DDR_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_A2[12]_i_3_n_0\
    );
\result_DDR_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[13]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[13]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_A2[13]_i_2_n_0\
    );
\result_DDR_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_A2[13]_i_3_n_0\
    );
\result_DDR_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[14]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[14]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_A2[14]_i_2_n_0\
    );
\result_DDR_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_A2[14]_i_3_n_0\
    );
\result_DDR_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[15]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[15]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_A2[15]_i_2_n_0\
    );
\result_DDR_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_A2[15]_i_3_n_0\
    );
\result_DDR_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_A2[15]_i_4_n_0\
    );
\result_DDR_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[1]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[1]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_A2[1]_i_2_n_0\
    );
\result_DDR_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_A2[1]_i_3_n_0\
    );
\result_DDR_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[2]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[2]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_A2[2]_i_2_n_0\
    );
\result_DDR_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_A2[2]_i_3_n_0\
    );
\result_DDR_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[3]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[3]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_A2[3]_i_2_n_0\
    );
\result_DDR_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_A2[3]_i_3_n_0\
    );
\result_DDR_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[4]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[4]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_A2[4]_i_2_n_0\
    );
\result_DDR_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_A2[4]_i_3_n_0\
    );
\result_DDR_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[5]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[5]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_A2[5]_i_2_n_0\
    );
\result_DDR_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_A2[5]_i_3_n_0\
    );
\result_DDR_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[6]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[6]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_A2[6]_i_2_n_0\
    );
\result_DDR_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_A2[6]_i_3_n_0\
    );
\result_DDR_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[7]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[7]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_A2[7]_i_2_n_0\
    );
\result_DDR_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_A2[7]_i_3_n_0\
    );
\result_DDR_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[8]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[8]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_A2[8]_i_2_n_0\
    );
\result_DDR_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_A2[8]_i_3_n_0\
    );
\result_DDR_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[9]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[0]\(0),
      I2 => \result_DDR_A2[9]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[1]\,
      I4 => \result_DDR_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\,
      I1 => \result_DDR_A2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_A2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_A2[9]_i_2_n_0\
    );
\result_DDR_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_A2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_J2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_J2_reg[15]\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  signal \result_DDR_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_J2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[0]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[0]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_J2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_J2[0]_i_2_n_0\
    );
\result_DDR_J2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_J2[0]_i_3_n_0\
    );
\result_DDR_J2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[10]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[10]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_J2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_J2[10]_i_2_n_0\
    );
\result_DDR_J2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_J2[10]_i_3_n_0\
    );
\result_DDR_J2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[11]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[11]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_J2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_J2[11]_i_2_n_0\
    );
\result_DDR_J2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_J2[11]_i_3_n_0\
    );
\result_DDR_J2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[12]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[12]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_J2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_J2[12]_i_2_n_0\
    );
\result_DDR_J2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_J2[12]_i_3_n_0\
    );
\result_DDR_J2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[13]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[13]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_J2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_J2[13]_i_2_n_0\
    );
\result_DDR_J2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_J2[13]_i_3_n_0\
    );
\result_DDR_J2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[14]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[14]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_J2[14]_i_2_n_0\
    );
\result_DDR_J2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_J2[14]_i_3_n_0\
    );
\result_DDR_J2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[15]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[15]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_J2[15]_i_2_n_0\
    );
\result_DDR_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_J2[15]_i_3_n_0\
    );
\result_DDR_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_J2[15]_i_4_n_0\
    );
\result_DDR_J2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[1]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[1]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_J2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_J2[1]_i_2_n_0\
    );
\result_DDR_J2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_J2[1]_i_3_n_0\
    );
\result_DDR_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[2]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[2]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_J2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_J2[2]_i_2_n_0\
    );
\result_DDR_J2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_J2[2]_i_3_n_0\
    );
\result_DDR_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[3]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[3]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_J2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_J2[3]_i_2_n_0\
    );
\result_DDR_J2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_J2[3]_i_3_n_0\
    );
\result_DDR_J2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[4]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[4]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_J2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_J2[4]_i_2_n_0\
    );
\result_DDR_J2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_J2[4]_i_3_n_0\
    );
\result_DDR_J2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[5]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[5]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_J2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_J2[5]_i_2_n_0\
    );
\result_DDR_J2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_J2[5]_i_3_n_0\
    );
\result_DDR_J2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[6]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[6]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_J2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_J2[6]_i_2_n_0\
    );
\result_DDR_J2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_J2[6]_i_3_n_0\
    );
\result_DDR_J2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[7]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[7]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_J2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_J2[7]_i_2_n_0\
    );
\result_DDR_J2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_J2[7]_i_3_n_0\
    );
\result_DDR_J2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[8]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[8]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_J2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_J2[8]_i_2_n_0\
    );
\result_DDR_J2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_J2[8]_i_3_n_0\
    );
\result_DDR_J2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_J2[9]_i_2_n_0\,
      I1 => \result_DDR_J2_reg[0]\(0),
      I2 => \result_DDR_J2[9]_i_3_n_0\,
      I3 => \result_DDR_J2_reg[1]\,
      I4 => \result_DDR_J2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_J2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_J2_reg[15]\,
      I1 => \result_DDR_J2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_J2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_J2[9]_i_2_n_0\
    );
\result_DDR_J2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_J2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_J2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_K1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_K1_reg[15]\ : in STD_LOGIC;
    \result_DDR_K1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  signal \result_DDR_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_K1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[0]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[0]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_K1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_K1[0]_i_2_n_0\
    );
\result_DDR_K1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_K1[0]_i_3_n_0\
    );
\result_DDR_K1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[10]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[10]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_K1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_K1[10]_i_2_n_0\
    );
\result_DDR_K1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_K1[10]_i_3_n_0\
    );
\result_DDR_K1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[11]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[11]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_K1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_K1[11]_i_2_n_0\
    );
\result_DDR_K1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_K1[11]_i_3_n_0\
    );
\result_DDR_K1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[12]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[12]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_K1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_K1[12]_i_2_n_0\
    );
\result_DDR_K1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_K1[12]_i_3_n_0\
    );
\result_DDR_K1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[13]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[13]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_K1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_K1[13]_i_2_n_0\
    );
\result_DDR_K1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_K1[13]_i_3_n_0\
    );
\result_DDR_K1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[14]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[14]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_K1[14]_i_2_n_0\
    );
\result_DDR_K1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_K1[14]_i_3_n_0\
    );
\result_DDR_K1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[15]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[15]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[11]\,
      I4 => \result_DDR_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_K1[15]_i_2_n_0\
    );
\result_DDR_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_K1[15]_i_3_n_0\
    );
\result_DDR_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_K1[15]_i_4_n_0\
    );
\result_DDR_K1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[1]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[1]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_K1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_K1[1]_i_2_n_0\
    );
\result_DDR_K1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_K1[1]_i_3_n_0\
    );
\result_DDR_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[2]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[2]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_K1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_K1[2]_i_2_n_0\
    );
\result_DDR_K1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_K1[2]_i_3_n_0\
    );
\result_DDR_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[3]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[3]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_K1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_K1[3]_i_2_n_0\
    );
\result_DDR_K1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_K1[3]_i_3_n_0\
    );
\result_DDR_K1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[4]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[4]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_K1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_K1[4]_i_2_n_0\
    );
\result_DDR_K1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_K1[4]_i_3_n_0\
    );
\result_DDR_K1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[5]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[5]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_K1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_K1[5]_i_2_n_0\
    );
\result_DDR_K1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_K1[5]_i_3_n_0\
    );
\result_DDR_K1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[6]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[6]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_K1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_K1[6]_i_2_n_0\
    );
\result_DDR_K1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_K1[6]_i_3_n_0\
    );
\result_DDR_K1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[7]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[7]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_K1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_K1[7]_i_2_n_0\
    );
\result_DDR_K1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_K1[7]_i_3_n_0\
    );
\result_DDR_K1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[8]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[8]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_K1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_K1[8]_i_2_n_0\
    );
\result_DDR_K1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_K1[8]_i_3_n_0\
    );
\result_DDR_K1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K1[9]_i_2_n_0\,
      I1 => \result_DDR_K1_reg[0]\(0),
      I2 => \result_DDR_K1[9]_i_3_n_0\,
      I3 => \result_DDR_K1_reg[1]\,
      I4 => \result_DDR_K1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_K1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K1_reg[15]\,
      I1 => \result_DDR_K1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_K1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_K1[9]_i_2_n_0\
    );
\result_DDR_K1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_K1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_K1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_K2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_K2_reg[15]\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  signal \result_DDR_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_K2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[0]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[0]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_K2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_K2[0]_i_2_n_0\
    );
\result_DDR_K2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_K2[0]_i_3_n_0\
    );
\result_DDR_K2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[10]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[10]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_K2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_K2[10]_i_2_n_0\
    );
\result_DDR_K2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_K2[10]_i_3_n_0\
    );
\result_DDR_K2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[11]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[11]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_K2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_K2[11]_i_2_n_0\
    );
\result_DDR_K2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_K2[11]_i_3_n_0\
    );
\result_DDR_K2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[12]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[12]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_K2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_K2[12]_i_2_n_0\
    );
\result_DDR_K2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_K2[12]_i_3_n_0\
    );
\result_DDR_K2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[13]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[13]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_K2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_K2[13]_i_2_n_0\
    );
\result_DDR_K2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_K2[13]_i_3_n_0\
    );
\result_DDR_K2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[14]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[14]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_K2[14]_i_2_n_0\
    );
\result_DDR_K2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_K2[14]_i_3_n_0\
    );
\result_DDR_K2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[15]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[15]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[11]\,
      I4 => \result_DDR_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_K2[15]_i_2_n_0\
    );
\result_DDR_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_K2[15]_i_3_n_0\
    );
\result_DDR_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_K2[15]_i_4_n_0\
    );
\result_DDR_K2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[1]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[1]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_K2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_K2[1]_i_2_n_0\
    );
\result_DDR_K2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_K2[1]_i_3_n_0\
    );
\result_DDR_K2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[2]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[2]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_K2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_K2[2]_i_2_n_0\
    );
\result_DDR_K2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_K2[2]_i_3_n_0\
    );
\result_DDR_K2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[3]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[3]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_K2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_K2[3]_i_2_n_0\
    );
\result_DDR_K2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_K2[3]_i_3_n_0\
    );
\result_DDR_K2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[4]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[4]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_K2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_K2[4]_i_2_n_0\
    );
\result_DDR_K2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_K2[4]_i_3_n_0\
    );
\result_DDR_K2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[5]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[5]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_K2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_K2[5]_i_2_n_0\
    );
\result_DDR_K2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_K2[5]_i_3_n_0\
    );
\result_DDR_K2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[6]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[6]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_K2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_K2[6]_i_2_n_0\
    );
\result_DDR_K2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_K2[6]_i_3_n_0\
    );
\result_DDR_K2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[7]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[7]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_K2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_K2[7]_i_2_n_0\
    );
\result_DDR_K2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_K2[7]_i_3_n_0\
    );
\result_DDR_K2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[8]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[8]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_K2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_K2[8]_i_2_n_0\
    );
\result_DDR_K2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_K2[8]_i_3_n_0\
    );
\result_DDR_K2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_K2[9]_i_2_n_0\,
      I1 => \result_DDR_K2_reg[0]\(0),
      I2 => \result_DDR_K2[9]_i_3_n_0\,
      I3 => \result_DDR_K2_reg[1]\,
      I4 => \result_DDR_K2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_K2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_K2_reg[15]\,
      I1 => \result_DDR_K2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_K2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_K2[9]_i_2_n_0\
    );
\result_DDR_K2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_K2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_K2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_L1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_L1_reg[15]\ : in STD_LOGIC;
    \result_DDR_L1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  signal \result_DDR_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_L1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[0]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[0]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_L1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_L1[0]_i_2_n_0\
    );
\result_DDR_L1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_L1[0]_i_3_n_0\
    );
\result_DDR_L1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[10]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[10]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_L1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_L1[10]_i_2_n_0\
    );
\result_DDR_L1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_L1[10]_i_3_n_0\
    );
\result_DDR_L1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[11]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[11]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_L1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_L1[11]_i_2_n_0\
    );
\result_DDR_L1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_L1[11]_i_3_n_0\
    );
\result_DDR_L1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[12]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[12]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_L1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_L1[12]_i_2_n_0\
    );
\result_DDR_L1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_L1[12]_i_3_n_0\
    );
\result_DDR_L1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[13]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[13]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_L1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_L1[13]_i_2_n_0\
    );
\result_DDR_L1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_L1[13]_i_3_n_0\
    );
\result_DDR_L1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[14]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[14]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_L1[14]_i_2_n_0\
    );
\result_DDR_L1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_L1[14]_i_3_n_0\
    );
\result_DDR_L1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[15]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[15]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_L1[15]_i_2_n_0\
    );
\result_DDR_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_L1[15]_i_3_n_0\
    );
\result_DDR_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_L1[15]_i_4_n_0\
    );
\result_DDR_L1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[1]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[1]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_L1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_L1[1]_i_2_n_0\
    );
\result_DDR_L1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_L1[1]_i_3_n_0\
    );
\result_DDR_L1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[2]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[2]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_L1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_L1[2]_i_2_n_0\
    );
\result_DDR_L1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_L1[2]_i_3_n_0\
    );
\result_DDR_L1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[3]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[3]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_L1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_L1[3]_i_2_n_0\
    );
\result_DDR_L1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_L1[3]_i_3_n_0\
    );
\result_DDR_L1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[4]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[4]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_L1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_L1[4]_i_2_n_0\
    );
\result_DDR_L1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_L1[4]_i_3_n_0\
    );
\result_DDR_L1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[5]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[5]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_L1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_L1[5]_i_2_n_0\
    );
\result_DDR_L1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_L1[5]_i_3_n_0\
    );
\result_DDR_L1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[6]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[6]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_L1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_L1[6]_i_2_n_0\
    );
\result_DDR_L1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_L1[6]_i_3_n_0\
    );
\result_DDR_L1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[7]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[7]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_L1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_L1[7]_i_2_n_0\
    );
\result_DDR_L1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_L1[7]_i_3_n_0\
    );
\result_DDR_L1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[8]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[8]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_L1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_L1[8]_i_2_n_0\
    );
\result_DDR_L1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_L1[8]_i_3_n_0\
    );
\result_DDR_L1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L1[9]_i_2_n_0\,
      I1 => \result_DDR_L1_reg[0]\(0),
      I2 => \result_DDR_L1[9]_i_3_n_0\,
      I3 => \result_DDR_L1_reg[1]\,
      I4 => \result_DDR_L1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_L1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L1_reg[15]\,
      I1 => \result_DDR_L1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_L1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_L1[9]_i_2_n_0\
    );
\result_DDR_L1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_L1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_L1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_L2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_L2_reg[15]\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  signal \result_DDR_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_L2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[0]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[0]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_L2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_L2[0]_i_2_n_0\
    );
\result_DDR_L2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_L2[0]_i_3_n_0\
    );
\result_DDR_L2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[10]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[10]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_L2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_L2[10]_i_2_n_0\
    );
\result_DDR_L2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_L2[10]_i_3_n_0\
    );
\result_DDR_L2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[11]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[11]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_L2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_L2[11]_i_2_n_0\
    );
\result_DDR_L2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_L2[11]_i_3_n_0\
    );
\result_DDR_L2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[12]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[12]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_L2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_L2[12]_i_2_n_0\
    );
\result_DDR_L2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_L2[12]_i_3_n_0\
    );
\result_DDR_L2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[13]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[13]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_L2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_L2[13]_i_2_n_0\
    );
\result_DDR_L2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_L2[13]_i_3_n_0\
    );
\result_DDR_L2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[14]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[14]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_L2[14]_i_2_n_0\
    );
\result_DDR_L2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_L2[14]_i_3_n_0\
    );
\result_DDR_L2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[15]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[15]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_L2[15]_i_2_n_0\
    );
\result_DDR_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_L2[15]_i_3_n_0\
    );
\result_DDR_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_L2[15]_i_4_n_0\
    );
\result_DDR_L2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[1]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[1]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_L2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_L2[1]_i_2_n_0\
    );
\result_DDR_L2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_L2[1]_i_3_n_0\
    );
\result_DDR_L2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[2]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[2]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_L2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_L2[2]_i_2_n_0\
    );
\result_DDR_L2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_L2[2]_i_3_n_0\
    );
\result_DDR_L2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[3]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[3]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_L2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_L2[3]_i_2_n_0\
    );
\result_DDR_L2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_L2[3]_i_3_n_0\
    );
\result_DDR_L2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[4]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[4]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_L2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_L2[4]_i_2_n_0\
    );
\result_DDR_L2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_L2[4]_i_3_n_0\
    );
\result_DDR_L2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[5]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[5]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_L2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_L2[5]_i_2_n_0\
    );
\result_DDR_L2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_L2[5]_i_3_n_0\
    );
\result_DDR_L2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[6]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[6]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_L2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_L2[6]_i_2_n_0\
    );
\result_DDR_L2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_L2[6]_i_3_n_0\
    );
\result_DDR_L2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[7]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[7]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_L2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_L2[7]_i_2_n_0\
    );
\result_DDR_L2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_L2[7]_i_3_n_0\
    );
\result_DDR_L2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[8]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[8]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_L2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_L2[8]_i_2_n_0\
    );
\result_DDR_L2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_L2[8]_i_3_n_0\
    );
\result_DDR_L2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_L2[9]_i_2_n_0\,
      I1 => \result_DDR_L2_reg[0]\(0),
      I2 => \result_DDR_L2[9]_i_3_n_0\,
      I3 => \result_DDR_L2_reg[1]\,
      I4 => \result_DDR_L2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_L2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_L2_reg[15]\,
      I1 => \result_DDR_L2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_L2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_L2[9]_i_2_n_0\
    );
\result_DDR_L2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_L2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_L2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_M1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_M1_reg[15]\ : in STD_LOGIC;
    \result_DDR_M1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  signal \result_DDR_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_M1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[0]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[0]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_M1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_M1[0]_i_2_n_0\
    );
\result_DDR_M1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_M1[0]_i_3_n_0\
    );
\result_DDR_M1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[10]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[10]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_M1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_M1[10]_i_2_n_0\
    );
\result_DDR_M1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_M1[10]_i_3_n_0\
    );
\result_DDR_M1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[11]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[11]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_M1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_M1[11]_i_2_n_0\
    );
\result_DDR_M1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_M1[11]_i_3_n_0\
    );
\result_DDR_M1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[12]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[12]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_M1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_M1[12]_i_2_n_0\
    );
\result_DDR_M1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_M1[12]_i_3_n_0\
    );
\result_DDR_M1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[13]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[13]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_M1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_M1[13]_i_2_n_0\
    );
\result_DDR_M1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_M1[13]_i_3_n_0\
    );
\result_DDR_M1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[14]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[14]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_M1[14]_i_2_n_0\
    );
\result_DDR_M1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_M1[14]_i_3_n_0\
    );
\result_DDR_M1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[15]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[15]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[11]\,
      I4 => \result_DDR_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_M1[15]_i_2_n_0\
    );
\result_DDR_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_M1[15]_i_3_n_0\
    );
\result_DDR_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_M1[15]_i_4_n_0\
    );
\result_DDR_M1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[1]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[1]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_M1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_M1[1]_i_2_n_0\
    );
\result_DDR_M1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_M1[1]_i_3_n_0\
    );
\result_DDR_M1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[2]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[2]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_M1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_M1[2]_i_2_n_0\
    );
\result_DDR_M1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_M1[2]_i_3_n_0\
    );
\result_DDR_M1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[3]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[3]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_M1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_M1[3]_i_2_n_0\
    );
\result_DDR_M1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_M1[3]_i_3_n_0\
    );
\result_DDR_M1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[4]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[4]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_M1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_M1[4]_i_2_n_0\
    );
\result_DDR_M1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_M1[4]_i_3_n_0\
    );
\result_DDR_M1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[5]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[5]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_M1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_M1[5]_i_2_n_0\
    );
\result_DDR_M1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_M1[5]_i_3_n_0\
    );
\result_DDR_M1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[6]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[6]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_M1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_M1[6]_i_2_n_0\
    );
\result_DDR_M1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_M1[6]_i_3_n_0\
    );
\result_DDR_M1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[7]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[7]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_M1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_M1[7]_i_2_n_0\
    );
\result_DDR_M1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_M1[7]_i_3_n_0\
    );
\result_DDR_M1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[8]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[8]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_M1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_M1[8]_i_2_n_0\
    );
\result_DDR_M1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_M1[8]_i_3_n_0\
    );
\result_DDR_M1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M1[9]_i_2_n_0\,
      I1 => \result_DDR_M1_reg[0]\(0),
      I2 => \result_DDR_M1[9]_i_3_n_0\,
      I3 => \result_DDR_M1_reg[1]\,
      I4 => \result_DDR_M1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_M1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M1_reg[15]\,
      I1 => \result_DDR_M1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_M1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_M1[9]_i_2_n_0\
    );
\result_DDR_M1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_M1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_M1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_M2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_M2_reg[15]\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  signal \result_DDR_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_M2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[0]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[0]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_M2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_M2[0]_i_2_n_0\
    );
\result_DDR_M2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_M2[0]_i_3_n_0\
    );
\result_DDR_M2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[10]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[10]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_M2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_M2[10]_i_2_n_0\
    );
\result_DDR_M2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_M2[10]_i_3_n_0\
    );
\result_DDR_M2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[11]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[11]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_M2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_M2[11]_i_2_n_0\
    );
\result_DDR_M2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_M2[11]_i_3_n_0\
    );
\result_DDR_M2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[12]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[12]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_M2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_M2[12]_i_2_n_0\
    );
\result_DDR_M2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_M2[12]_i_3_n_0\
    );
\result_DDR_M2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[13]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[13]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_M2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_M2[13]_i_2_n_0\
    );
\result_DDR_M2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_M2[13]_i_3_n_0\
    );
\result_DDR_M2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[14]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[14]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_M2[14]_i_2_n_0\
    );
\result_DDR_M2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_M2[14]_i_3_n_0\
    );
\result_DDR_M2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[15]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[15]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[11]\,
      I4 => \result_DDR_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_M2[15]_i_2_n_0\
    );
\result_DDR_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_M2[15]_i_3_n_0\
    );
\result_DDR_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_M2[15]_i_4_n_0\
    );
\result_DDR_M2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[1]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[1]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_M2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_M2[1]_i_2_n_0\
    );
\result_DDR_M2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_M2[1]_i_3_n_0\
    );
\result_DDR_M2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[2]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[2]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_M2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_M2[2]_i_2_n_0\
    );
\result_DDR_M2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_M2[2]_i_3_n_0\
    );
\result_DDR_M2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[3]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[3]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_M2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_M2[3]_i_2_n_0\
    );
\result_DDR_M2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_M2[3]_i_3_n_0\
    );
\result_DDR_M2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[4]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[4]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_M2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_M2[4]_i_2_n_0\
    );
\result_DDR_M2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_M2[4]_i_3_n_0\
    );
\result_DDR_M2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[5]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[5]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_M2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_M2[5]_i_2_n_0\
    );
\result_DDR_M2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_M2[5]_i_3_n_0\
    );
\result_DDR_M2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[6]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[6]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_M2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_M2[6]_i_2_n_0\
    );
\result_DDR_M2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_M2[6]_i_3_n_0\
    );
\result_DDR_M2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[7]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[7]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_M2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_M2[7]_i_2_n_0\
    );
\result_DDR_M2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_M2[7]_i_3_n_0\
    );
\result_DDR_M2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[8]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[8]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_M2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_M2[8]_i_2_n_0\
    );
\result_DDR_M2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_M2[8]_i_3_n_0\
    );
\result_DDR_M2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_M2[9]_i_2_n_0\,
      I1 => \result_DDR_M2_reg[0]\(0),
      I2 => \result_DDR_M2[9]_i_3_n_0\,
      I3 => \result_DDR_M2_reg[1]\,
      I4 => \result_DDR_M2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_M2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_M2_reg[15]\,
      I1 => \result_DDR_M2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_M2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_M2[9]_i_2_n_0\
    );
\result_DDR_M2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_M2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_M2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_N1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_N1_reg[15]\ : in STD_LOGIC;
    \result_DDR_N1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  signal \result_DDR_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_N1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[0]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[0]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_N1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_N1[0]_i_2_n_0\
    );
\result_DDR_N1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_N1[0]_i_3_n_0\
    );
\result_DDR_N1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[10]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[10]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_N1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_N1[10]_i_2_n_0\
    );
\result_DDR_N1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_N1[10]_i_3_n_0\
    );
\result_DDR_N1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[11]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[11]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_N1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_N1[11]_i_2_n_0\
    );
\result_DDR_N1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_N1[11]_i_3_n_0\
    );
\result_DDR_N1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[12]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[12]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_N1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_N1[12]_i_2_n_0\
    );
\result_DDR_N1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_N1[12]_i_3_n_0\
    );
\result_DDR_N1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[13]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[13]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_N1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_N1[13]_i_2_n_0\
    );
\result_DDR_N1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_N1[13]_i_3_n_0\
    );
\result_DDR_N1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[14]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[14]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_N1[14]_i_2_n_0\
    );
\result_DDR_N1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_N1[14]_i_3_n_0\
    );
\result_DDR_N1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[15]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[15]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_N1[15]_i_2_n_0\
    );
\result_DDR_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_N1[15]_i_3_n_0\
    );
\result_DDR_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_N1[15]_i_4_n_0\
    );
\result_DDR_N1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[1]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[1]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_N1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_N1[1]_i_2_n_0\
    );
\result_DDR_N1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_N1[1]_i_3_n_0\
    );
\result_DDR_N1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[2]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[2]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_N1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_N1[2]_i_2_n_0\
    );
\result_DDR_N1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_N1[2]_i_3_n_0\
    );
\result_DDR_N1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[3]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[3]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_N1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_N1[3]_i_2_n_0\
    );
\result_DDR_N1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_N1[3]_i_3_n_0\
    );
\result_DDR_N1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[4]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[4]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_N1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_N1[4]_i_2_n_0\
    );
\result_DDR_N1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_N1[4]_i_3_n_0\
    );
\result_DDR_N1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[5]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[5]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_N1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_N1[5]_i_2_n_0\
    );
\result_DDR_N1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_N1[5]_i_3_n_0\
    );
\result_DDR_N1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[6]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[6]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_N1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_N1[6]_i_2_n_0\
    );
\result_DDR_N1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_N1[6]_i_3_n_0\
    );
\result_DDR_N1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[7]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[7]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_N1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_N1[7]_i_2_n_0\
    );
\result_DDR_N1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_N1[7]_i_3_n_0\
    );
\result_DDR_N1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[8]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[8]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_N1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_N1[8]_i_2_n_0\
    );
\result_DDR_N1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_N1[8]_i_3_n_0\
    );
\result_DDR_N1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N1[9]_i_2_n_0\,
      I1 => \result_DDR_N1_reg[0]\(0),
      I2 => \result_DDR_N1[9]_i_3_n_0\,
      I3 => \result_DDR_N1_reg[1]\,
      I4 => \result_DDR_N1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_N1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N1_reg[15]\,
      I1 => \result_DDR_N1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_N1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_N1[9]_i_2_n_0\
    );
\result_DDR_N1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_N1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_N1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_N2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_N2_reg[15]\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  signal \result_DDR_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_N2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[0]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[0]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_N2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_N2[0]_i_2_n_0\
    );
\result_DDR_N2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_N2[0]_i_3_n_0\
    );
\result_DDR_N2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[10]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[10]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_N2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_N2[10]_i_2_n_0\
    );
\result_DDR_N2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_N2[10]_i_3_n_0\
    );
\result_DDR_N2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[11]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[11]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_N2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_N2[11]_i_2_n_0\
    );
\result_DDR_N2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_N2[11]_i_3_n_0\
    );
\result_DDR_N2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[12]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[12]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_N2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_N2[12]_i_2_n_0\
    );
\result_DDR_N2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_N2[12]_i_3_n_0\
    );
\result_DDR_N2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[13]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[13]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_N2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_N2[13]_i_2_n_0\
    );
\result_DDR_N2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_N2[13]_i_3_n_0\
    );
\result_DDR_N2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[14]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[14]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_N2[14]_i_2_n_0\
    );
\result_DDR_N2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_N2[14]_i_3_n_0\
    );
\result_DDR_N2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[15]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[15]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_N2[15]_i_2_n_0\
    );
\result_DDR_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_N2[15]_i_3_n_0\
    );
\result_DDR_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_N2[15]_i_4_n_0\
    );
\result_DDR_N2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[1]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[1]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_N2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_N2[1]_i_2_n_0\
    );
\result_DDR_N2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_N2[1]_i_3_n_0\
    );
\result_DDR_N2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[2]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[2]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_N2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_N2[2]_i_2_n_0\
    );
\result_DDR_N2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_N2[2]_i_3_n_0\
    );
\result_DDR_N2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[3]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[3]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_N2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_N2[3]_i_2_n_0\
    );
\result_DDR_N2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_N2[3]_i_3_n_0\
    );
\result_DDR_N2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[4]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[4]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_N2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_N2[4]_i_2_n_0\
    );
\result_DDR_N2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_N2[4]_i_3_n_0\
    );
\result_DDR_N2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[5]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[5]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_N2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_N2[5]_i_2_n_0\
    );
\result_DDR_N2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_N2[5]_i_3_n_0\
    );
\result_DDR_N2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[6]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[6]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_N2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_N2[6]_i_2_n_0\
    );
\result_DDR_N2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_N2[6]_i_3_n_0\
    );
\result_DDR_N2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[7]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[7]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_N2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_N2[7]_i_2_n_0\
    );
\result_DDR_N2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_N2[7]_i_3_n_0\
    );
\result_DDR_N2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[8]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[8]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_N2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_N2[8]_i_2_n_0\
    );
\result_DDR_N2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_N2[8]_i_3_n_0\
    );
\result_DDR_N2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_N2[9]_i_2_n_0\,
      I1 => \result_DDR_N2_reg[0]\(0),
      I2 => \result_DDR_N2[9]_i_3_n_0\,
      I3 => \result_DDR_N2_reg[1]\,
      I4 => \result_DDR_N2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_N2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_N2_reg[15]\,
      I1 => \result_DDR_N2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_N2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_N2[9]_i_2_n_0\
    );
\result_DDR_N2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_N2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_N2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_O1_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_O1_reg[15]\ : in STD_LOGIC;
    \result_DDR_O1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O1_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  signal \result_DDR_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_O1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[0]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[0]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_O1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_O1[0]_i_2_n_0\
    );
\result_DDR_O1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_O1[0]_i_3_n_0\
    );
\result_DDR_O1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[10]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[10]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_O1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_O1[10]_i_2_n_0\
    );
\result_DDR_O1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_O1[10]_i_3_n_0\
    );
\result_DDR_O1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[11]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[11]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_O1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_O1[11]_i_2_n_0\
    );
\result_DDR_O1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_O1[11]_i_3_n_0\
    );
\result_DDR_O1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[12]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[12]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_O1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_O1[12]_i_2_n_0\
    );
\result_DDR_O1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_O1[12]_i_3_n_0\
    );
\result_DDR_O1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[13]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[13]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_O1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_O1[13]_i_2_n_0\
    );
\result_DDR_O1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_O1[13]_i_3_n_0\
    );
\result_DDR_O1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[14]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[14]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_O1[14]_i_2_n_0\
    );
\result_DDR_O1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_O1[14]_i_3_n_0\
    );
\result_DDR_O1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[15]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[15]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[11]\,
      I4 => \result_DDR_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_O1[15]_i_2_n_0\
    );
\result_DDR_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_O1[15]_i_3_n_0\
    );
\result_DDR_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_O1[15]_i_4_n_0\
    );
\result_DDR_O1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[1]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[1]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_O1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_O1[1]_i_2_n_0\
    );
\result_DDR_O1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_O1[1]_i_3_n_0\
    );
\result_DDR_O1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[2]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[2]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_O1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_O1[2]_i_2_n_0\
    );
\result_DDR_O1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_O1[2]_i_3_n_0\
    );
\result_DDR_O1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[3]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[3]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_O1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_O1[3]_i_2_n_0\
    );
\result_DDR_O1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_O1[3]_i_3_n_0\
    );
\result_DDR_O1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[4]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[4]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_O1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_O1[4]_i_2_n_0\
    );
\result_DDR_O1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_O1[4]_i_3_n_0\
    );
\result_DDR_O1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[5]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[5]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_O1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_O1[5]_i_2_n_0\
    );
\result_DDR_O1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_O1[5]_i_3_n_0\
    );
\result_DDR_O1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[6]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[6]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_O1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_O1[6]_i_2_n_0\
    );
\result_DDR_O1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_O1[6]_i_3_n_0\
    );
\result_DDR_O1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[7]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[7]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_O1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_O1[7]_i_2_n_0\
    );
\result_DDR_O1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_O1[7]_i_3_n_0\
    );
\result_DDR_O1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[8]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[8]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_O1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_O1[8]_i_2_n_0\
    );
\result_DDR_O1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_O1[8]_i_3_n_0\
    );
\result_DDR_O1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O1[9]_i_2_n_0\,
      I1 => \result_DDR_O1_reg[0]\(0),
      I2 => \result_DDR_O1[9]_i_3_n_0\,
      I3 => \result_DDR_O1_reg[1]\,
      I4 => \result_DDR_O1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_O1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O1_reg[15]\,
      I1 => \result_DDR_O1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_O1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_O1[9]_i_2_n_0\
    );
\result_DDR_O1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_O1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_O1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_B1_reg[15]\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  signal \result_DDR_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[0]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[0]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_B1[0]_i_2_n_0\
    );
\result_DDR_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_B1[0]_i_3_n_0\
    );
\result_DDR_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[10]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[10]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_B1[10]_i_2_n_0\
    );
\result_DDR_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_B1[10]_i_3_n_0\
    );
\result_DDR_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[11]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[11]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_B1[11]_i_2_n_0\
    );
\result_DDR_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_B1[11]_i_3_n_0\
    );
\result_DDR_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[12]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[12]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_B1[12]_i_2_n_0\
    );
\result_DDR_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_B1[12]_i_3_n_0\
    );
\result_DDR_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[13]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[13]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_B1[13]_i_2_n_0\
    );
\result_DDR_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_B1[13]_i_3_n_0\
    );
\result_DDR_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[14]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[14]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_B1[14]_i_2_n_0\
    );
\result_DDR_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_B1[14]_i_3_n_0\
    );
\result_DDR_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[15]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[15]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_B1[15]_i_2_n_0\
    );
\result_DDR_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_B1[15]_i_3_n_0\
    );
\result_DDR_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_B1[15]_i_4_n_0\
    );
\result_DDR_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[1]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[1]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_B1[1]_i_2_n_0\
    );
\result_DDR_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_B1[1]_i_3_n_0\
    );
\result_DDR_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[2]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[2]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_B1[2]_i_2_n_0\
    );
\result_DDR_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_B1[2]_i_3_n_0\
    );
\result_DDR_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[3]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[3]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_B1[3]_i_2_n_0\
    );
\result_DDR_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_B1[3]_i_3_n_0\
    );
\result_DDR_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[4]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[4]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_B1[4]_i_2_n_0\
    );
\result_DDR_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_B1[4]_i_3_n_0\
    );
\result_DDR_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[5]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[5]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_B1[5]_i_2_n_0\
    );
\result_DDR_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_B1[5]_i_3_n_0\
    );
\result_DDR_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[6]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[6]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_B1[6]_i_2_n_0\
    );
\result_DDR_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_B1[6]_i_3_n_0\
    );
\result_DDR_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[7]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[7]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_B1[7]_i_2_n_0\
    );
\result_DDR_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_B1[7]_i_3_n_0\
    );
\result_DDR_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[8]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[8]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_B1[8]_i_2_n_0\
    );
\result_DDR_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_B1[8]_i_3_n_0\
    );
\result_DDR_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[9]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[0]\(1),
      I2 => \result_DDR_B1[9]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[0]\(0),
      I4 => \result_DDR_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\,
      I1 => \result_DDR_B1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_B1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_B1[9]_i_2_n_0\
    );
\result_DDR_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_B1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_O2_reg[11]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_O2_reg[15]\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O2_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  signal \result_DDR_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_O2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[0]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[0]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_O2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(69),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_O2[0]_i_2_n_0\
    );
\result_DDR_O2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_O2[0]_i_3_n_0\
    );
\result_DDR_O2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[10]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[10]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_O2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_O2[10]_i_2_n_0\
    );
\result_DDR_O2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_O2[10]_i_3_n_0\
    );
\result_DDR_O2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[11]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[11]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_O2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(25),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_O2[11]_i_2_n_0\
    );
\result_DDR_O2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_O2[11]_i_3_n_0\
    );
\result_DDR_O2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[12]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[12]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_O2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(21),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_O2[12]_i_2_n_0\
    );
\result_DDR_O2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_O2[12]_i_3_n_0\
    );
\result_DDR_O2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[13]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[13]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_O2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(17),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_O2[13]_i_2_n_0\
    );
\result_DDR_O2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_O2[13]_i_3_n_0\
    );
\result_DDR_O2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[14]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[14]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(13),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_O2[14]_i_2_n_0\
    );
\result_DDR_O2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_O2[14]_i_3_n_0\
    );
\result_DDR_O2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[15]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[15]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[11]\,
      I4 => \result_DDR_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[11]\,
      I2 => Q(9),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_O2[15]_i_2_n_0\
    );
\result_DDR_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_O2[15]_i_3_n_0\
    );
\result_DDR_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_O2[15]_i_4_n_0\
    );
\result_DDR_O2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[1]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[1]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_O2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_O2[1]_i_2_n_0\
    );
\result_DDR_O2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_O2[1]_i_3_n_0\
    );
\result_DDR_O2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[2]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[2]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_O2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_O2[2]_i_2_n_0\
    );
\result_DDR_O2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_O2[2]_i_3_n_0\
    );
\result_DDR_O2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[3]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[3]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_O2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_O2[3]_i_2_n_0\
    );
\result_DDR_O2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_O2[3]_i_3_n_0\
    );
\result_DDR_O2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[4]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[4]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_O2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_O2[4]_i_2_n_0\
    );
\result_DDR_O2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_O2[4]_i_3_n_0\
    );
\result_DDR_O2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[5]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[5]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_O2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_O2[5]_i_2_n_0\
    );
\result_DDR_O2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_O2[5]_i_3_n_0\
    );
\result_DDR_O2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[6]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[6]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_O2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_O2[6]_i_2_n_0\
    );
\result_DDR_O2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_O2[6]_i_3_n_0\
    );
\result_DDR_O2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[7]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[7]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_O2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_O2[7]_i_2_n_0\
    );
\result_DDR_O2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_O2[7]_i_3_n_0\
    );
\result_DDR_O2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[8]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[8]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_O2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_O2[8]_i_2_n_0\
    );
\result_DDR_O2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_O2[8]_i_3_n_0\
    );
\result_DDR_O2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_O2[9]_i_2_n_0\,
      I1 => \result_DDR_O2_reg[0]\(0),
      I2 => \result_DDR_O2[9]_i_3_n_0\,
      I3 => \result_DDR_O2_reg[1]\,
      I4 => \result_DDR_O2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_O2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_O2_reg[15]\,
      I1 => \result_DDR_O2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_O2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_O2[9]_i_2_n_0\
    );
\result_DDR_O2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_O2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_O2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_P1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_P1_reg[15]\ : in STD_LOGIC;
    \result_DDR_P1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  signal \result_DDR_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_P1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[0]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[0]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_P1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_P1[0]_i_2_n_0\
    );
\result_DDR_P1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_P1[0]_i_3_n_0\
    );
\result_DDR_P1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[10]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[10]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_P1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_P1[10]_i_2_n_0\
    );
\result_DDR_P1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_P1[10]_i_3_n_0\
    );
\result_DDR_P1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[11]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[11]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_P1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_P1[11]_i_2_n_0\
    );
\result_DDR_P1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_P1[11]_i_3_n_0\
    );
\result_DDR_P1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[12]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[12]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_P1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_P1[12]_i_2_n_0\
    );
\result_DDR_P1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_P1[12]_i_3_n_0\
    );
\result_DDR_P1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[13]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[13]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_P1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_P1[13]_i_2_n_0\
    );
\result_DDR_P1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_P1[13]_i_3_n_0\
    );
\result_DDR_P1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[14]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[14]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_P1[14]_i_2_n_0\
    );
\result_DDR_P1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_P1[14]_i_3_n_0\
    );
\result_DDR_P1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[15]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[15]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_P1[15]_i_2_n_0\
    );
\result_DDR_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_P1[15]_i_3_n_0\
    );
\result_DDR_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_P1[15]_i_4_n_0\
    );
\result_DDR_P1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[1]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[1]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_P1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_P1[1]_i_2_n_0\
    );
\result_DDR_P1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_P1[1]_i_3_n_0\
    );
\result_DDR_P1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[2]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[2]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_P1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_P1[2]_i_2_n_0\
    );
\result_DDR_P1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_P1[2]_i_3_n_0\
    );
\result_DDR_P1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[3]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[3]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_P1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_P1[3]_i_2_n_0\
    );
\result_DDR_P1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_P1[3]_i_3_n_0\
    );
\result_DDR_P1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[4]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[4]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_P1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_P1[4]_i_2_n_0\
    );
\result_DDR_P1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_P1[4]_i_3_n_0\
    );
\result_DDR_P1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[5]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[5]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_P1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_P1[5]_i_2_n_0\
    );
\result_DDR_P1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_P1[5]_i_3_n_0\
    );
\result_DDR_P1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[6]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[6]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_P1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_P1[6]_i_2_n_0\
    );
\result_DDR_P1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_P1[6]_i_3_n_0\
    );
\result_DDR_P1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[7]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[7]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_P1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_P1[7]_i_2_n_0\
    );
\result_DDR_P1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_P1[7]_i_3_n_0\
    );
\result_DDR_P1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[8]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[8]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_P1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_P1[8]_i_2_n_0\
    );
\result_DDR_P1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_P1[8]_i_3_n_0\
    );
\result_DDR_P1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P1[9]_i_2_n_0\,
      I1 => \result_DDR_P1_reg[0]\(0),
      I2 => \result_DDR_P1[9]_i_3_n_0\,
      I3 => \result_DDR_P1_reg[1]\,
      I4 => \result_DDR_P1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_P1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P1_reg[15]\,
      I1 => \result_DDR_P1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_P1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_P1[9]_i_2_n_0\
    );
\result_DDR_P1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_P1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_P1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_P2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_P2_reg[15]\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  signal \result_DDR_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_P2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[0]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[0]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_P2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_P2[0]_i_2_n_0\
    );
\result_DDR_P2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_P2[0]_i_3_n_0\
    );
\result_DDR_P2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[10]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[10]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_P2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_P2[10]_i_2_n_0\
    );
\result_DDR_P2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_P2[10]_i_3_n_0\
    );
\result_DDR_P2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[11]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[11]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_P2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_P2[11]_i_2_n_0\
    );
\result_DDR_P2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_P2[11]_i_3_n_0\
    );
\result_DDR_P2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[12]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[12]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_P2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_P2[12]_i_2_n_0\
    );
\result_DDR_P2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_P2[12]_i_3_n_0\
    );
\result_DDR_P2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[13]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[13]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_P2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_P2[13]_i_2_n_0\
    );
\result_DDR_P2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_P2[13]_i_3_n_0\
    );
\result_DDR_P2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[14]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[14]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_P2[14]_i_2_n_0\
    );
\result_DDR_P2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_P2[14]_i_3_n_0\
    );
\result_DDR_P2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[15]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[15]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_P2[15]_i_2_n_0\
    );
\result_DDR_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_P2[15]_i_3_n_0\
    );
\result_DDR_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_P2[15]_i_4_n_0\
    );
\result_DDR_P2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[1]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[1]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_P2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_P2[1]_i_2_n_0\
    );
\result_DDR_P2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_P2[1]_i_3_n_0\
    );
\result_DDR_P2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[2]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[2]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_P2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_P2[2]_i_2_n_0\
    );
\result_DDR_P2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_P2[2]_i_3_n_0\
    );
\result_DDR_P2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[3]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[3]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_P2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_P2[3]_i_2_n_0\
    );
\result_DDR_P2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_P2[3]_i_3_n_0\
    );
\result_DDR_P2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[4]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[4]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_P2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_P2[4]_i_2_n_0\
    );
\result_DDR_P2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_P2[4]_i_3_n_0\
    );
\result_DDR_P2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[5]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[5]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_P2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_P2[5]_i_2_n_0\
    );
\result_DDR_P2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_P2[5]_i_3_n_0\
    );
\result_DDR_P2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[6]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[6]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_P2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_P2[6]_i_2_n_0\
    );
\result_DDR_P2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_P2[6]_i_3_n_0\
    );
\result_DDR_P2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[7]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[7]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_P2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_P2[7]_i_2_n_0\
    );
\result_DDR_P2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_P2[7]_i_3_n_0\
    );
\result_DDR_P2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[8]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[8]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_P2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_P2[8]_i_2_n_0\
    );
\result_DDR_P2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_P2[8]_i_3_n_0\
    );
\result_DDR_P2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_P2[9]_i_2_n_0\,
      I1 => \result_DDR_P2_reg[0]\(0),
      I2 => \result_DDR_P2[9]_i_3_n_0\,
      I3 => \result_DDR_P2_reg[1]\,
      I4 => \result_DDR_P2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_P2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_P2_reg[15]\,
      I1 => \result_DDR_P2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_P2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_P2[9]_i_2_n_0\
    );
\result_DDR_P2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_P2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_P2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_B2_reg[15]\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  signal \result_DDR_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[0]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[0]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_B2[0]_i_2_n_0\
    );
\result_DDR_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_B2[0]_i_3_n_0\
    );
\result_DDR_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[10]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[10]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_B2[10]_i_2_n_0\
    );
\result_DDR_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_B2[10]_i_3_n_0\
    );
\result_DDR_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[11]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[11]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_B2[11]_i_2_n_0\
    );
\result_DDR_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_B2[11]_i_3_n_0\
    );
\result_DDR_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[12]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[12]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_B2[12]_i_2_n_0\
    );
\result_DDR_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_B2[12]_i_3_n_0\
    );
\result_DDR_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[13]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[13]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_B2[13]_i_2_n_0\
    );
\result_DDR_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_B2[13]_i_3_n_0\
    );
\result_DDR_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[14]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[14]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_B2[14]_i_2_n_0\
    );
\result_DDR_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_B2[14]_i_3_n_0\
    );
\result_DDR_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[15]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[15]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_B2[15]_i_2_n_0\
    );
\result_DDR_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_B2[15]_i_3_n_0\
    );
\result_DDR_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_B2[15]_i_4_n_0\
    );
\result_DDR_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[1]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[1]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_B2[1]_i_2_n_0\
    );
\result_DDR_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_B2[1]_i_3_n_0\
    );
\result_DDR_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[2]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[2]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_B2[2]_i_2_n_0\
    );
\result_DDR_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_B2[2]_i_3_n_0\
    );
\result_DDR_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[3]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[3]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_B2[3]_i_2_n_0\
    );
\result_DDR_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_B2[3]_i_3_n_0\
    );
\result_DDR_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[4]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[4]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_B2[4]_i_2_n_0\
    );
\result_DDR_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_B2[4]_i_3_n_0\
    );
\result_DDR_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[5]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[5]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_B2[5]_i_2_n_0\
    );
\result_DDR_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_B2[5]_i_3_n_0\
    );
\result_DDR_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[6]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[6]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_B2[6]_i_2_n_0\
    );
\result_DDR_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_B2[6]_i_3_n_0\
    );
\result_DDR_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[7]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[7]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_B2[7]_i_2_n_0\
    );
\result_DDR_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_B2[7]_i_3_n_0\
    );
\result_DDR_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[8]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[8]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_B2[8]_i_2_n_0\
    );
\result_DDR_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_B2[8]_i_3_n_0\
    );
\result_DDR_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[9]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[0]\(1),
      I2 => \result_DDR_B2[9]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[0]\(0),
      I4 => \result_DDR_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\,
      I1 => \result_DDR_B2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_B2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_B2[9]_i_2_n_0\
    );
\result_DDR_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_B2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_C1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_C1_reg[15]\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  signal \result_DDR_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[0]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[0]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_C1[0]_i_2_n_0\
    );
\result_DDR_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_C1[0]_i_3_n_0\
    );
\result_DDR_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[10]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[10]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_C1[10]_i_2_n_0\
    );
\result_DDR_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_C1[10]_i_3_n_0\
    );
\result_DDR_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[11]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[11]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_C1[11]_i_2_n_0\
    );
\result_DDR_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_C1[11]_i_3_n_0\
    );
\result_DDR_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[12]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[12]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_C1[12]_i_2_n_0\
    );
\result_DDR_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_C1[12]_i_3_n_0\
    );
\result_DDR_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[13]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[13]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_C1[13]_i_2_n_0\
    );
\result_DDR_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_C1[13]_i_3_n_0\
    );
\result_DDR_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[14]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[14]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_C1[14]_i_2_n_0\
    );
\result_DDR_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_C1[14]_i_3_n_0\
    );
\result_DDR_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[15]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[15]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_C1[15]_i_2_n_0\
    );
\result_DDR_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_C1[15]_i_3_n_0\
    );
\result_DDR_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_C1[15]_i_4_n_0\
    );
\result_DDR_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[1]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[1]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_C1[1]_i_2_n_0\
    );
\result_DDR_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_C1[1]_i_3_n_0\
    );
\result_DDR_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[2]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[2]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_C1[2]_i_2_n_0\
    );
\result_DDR_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_C1[2]_i_3_n_0\
    );
\result_DDR_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[3]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[3]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_C1[3]_i_2_n_0\
    );
\result_DDR_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_C1[3]_i_3_n_0\
    );
\result_DDR_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[4]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[4]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_C1[4]_i_2_n_0\
    );
\result_DDR_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_C1[4]_i_3_n_0\
    );
\result_DDR_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[5]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[5]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_C1[5]_i_2_n_0\
    );
\result_DDR_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_C1[5]_i_3_n_0\
    );
\result_DDR_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[6]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[6]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_C1[6]_i_2_n_0\
    );
\result_DDR_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_C1[6]_i_3_n_0\
    );
\result_DDR_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[7]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[7]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_C1[7]_i_2_n_0\
    );
\result_DDR_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_C1[7]_i_3_n_0\
    );
\result_DDR_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[8]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[8]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_C1[8]_i_2_n_0\
    );
\result_DDR_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_C1[8]_i_3_n_0\
    );
\result_DDR_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[9]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[0]\(0),
      I2 => \result_DDR_C1[9]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[1]\,
      I4 => \result_DDR_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\,
      I1 => \result_DDR_C1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_C1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_C1[9]_i_2_n_0\
    );
\result_DDR_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_C1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_C2_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_C2_reg[15]\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  signal \result_DDR_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[0]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[0]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_C2[0]_i_2_n_0\
    );
\result_DDR_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_C2[0]_i_3_n_0\
    );
\result_DDR_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[10]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[10]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_C2[10]_i_2_n_0\
    );
\result_DDR_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_C2[10]_i_3_n_0\
    );
\result_DDR_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[11]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[11]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_C2[11]_i_2_n_0\
    );
\result_DDR_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_C2[11]_i_3_n_0\
    );
\result_DDR_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[12]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[12]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_C2[12]_i_2_n_0\
    );
\result_DDR_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_C2[12]_i_3_n_0\
    );
\result_DDR_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[13]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[13]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_C2[13]_i_2_n_0\
    );
\result_DDR_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_C2[13]_i_3_n_0\
    );
\result_DDR_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[14]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[14]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_C2[14]_i_2_n_0\
    );
\result_DDR_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_C2[14]_i_3_n_0\
    );
\result_DDR_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[15]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[15]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_C2[15]_i_2_n_0\
    );
\result_DDR_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_C2[15]_i_3_n_0\
    );
\result_DDR_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_C2[15]_i_4_n_0\
    );
\result_DDR_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[1]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[1]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_C2[1]_i_2_n_0\
    );
\result_DDR_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_C2[1]_i_3_n_0\
    );
\result_DDR_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[2]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[2]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_C2[2]_i_2_n_0\
    );
\result_DDR_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_C2[2]_i_3_n_0\
    );
\result_DDR_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[3]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[3]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_C2[3]_i_2_n_0\
    );
\result_DDR_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_C2[3]_i_3_n_0\
    );
\result_DDR_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[4]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[4]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_C2[4]_i_2_n_0\
    );
\result_DDR_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_C2[4]_i_3_n_0\
    );
\result_DDR_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[5]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[5]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_C2[5]_i_2_n_0\
    );
\result_DDR_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_C2[5]_i_3_n_0\
    );
\result_DDR_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[6]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[6]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_C2[6]_i_2_n_0\
    );
\result_DDR_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_C2[6]_i_3_n_0\
    );
\result_DDR_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[7]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[7]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_C2[7]_i_2_n_0\
    );
\result_DDR_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_C2[7]_i_3_n_0\
    );
\result_DDR_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[8]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[8]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_C2[8]_i_2_n_0\
    );
\result_DDR_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_C2[8]_i_3_n_0\
    );
\result_DDR_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[9]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[0]\(0),
      I2 => \result_DDR_C2[9]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[1]\,
      I4 => \result_DDR_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\,
      I1 => \result_DDR_C2_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_C2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_C2[9]_i_2_n_0\
    );
\result_DDR_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_C2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_D1_reg[15]\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  signal \result_DDR_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[0]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[0]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_D1[0]_i_2_n_0\
    );
\result_DDR_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_D1[0]_i_3_n_0\
    );
\result_DDR_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[10]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[10]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_D1[10]_i_2_n_0\
    );
\result_DDR_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_D1[10]_i_3_n_0\
    );
\result_DDR_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[11]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[11]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_D1[11]_i_2_n_0\
    );
\result_DDR_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_D1[11]_i_3_n_0\
    );
\result_DDR_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[12]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[12]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_D1[12]_i_2_n_0\
    );
\result_DDR_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_D1[12]_i_3_n_0\
    );
\result_DDR_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[13]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[13]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_D1[13]_i_2_n_0\
    );
\result_DDR_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_D1[13]_i_3_n_0\
    );
\result_DDR_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[14]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[14]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_D1[14]_i_2_n_0\
    );
\result_DDR_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_D1[14]_i_3_n_0\
    );
\result_DDR_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[15]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[15]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_D1[15]_i_2_n_0\
    );
\result_DDR_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_D1[15]_i_3_n_0\
    );
\result_DDR_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_D1[15]_i_4_n_0\
    );
\result_DDR_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[1]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[1]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_D1[1]_i_2_n_0\
    );
\result_DDR_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_D1[1]_i_3_n_0\
    );
\result_DDR_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[2]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[2]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_D1[2]_i_2_n_0\
    );
\result_DDR_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_D1[2]_i_3_n_0\
    );
\result_DDR_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[3]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[3]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_D1[3]_i_2_n_0\
    );
\result_DDR_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_D1[3]_i_3_n_0\
    );
\result_DDR_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[4]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[4]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_D1[4]_i_2_n_0\
    );
\result_DDR_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_D1[4]_i_3_n_0\
    );
\result_DDR_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[5]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[5]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_D1[5]_i_2_n_0\
    );
\result_DDR_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_D1[5]_i_3_n_0\
    );
\result_DDR_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[6]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[6]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_D1[6]_i_2_n_0\
    );
\result_DDR_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_D1[6]_i_3_n_0\
    );
\result_DDR_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[7]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[7]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_D1[7]_i_2_n_0\
    );
\result_DDR_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_D1[7]_i_3_n_0\
    );
\result_DDR_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[8]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[8]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_D1[8]_i_2_n_0\
    );
\result_DDR_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_D1[8]_i_3_n_0\
    );
\result_DDR_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[9]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[0]\(1),
      I2 => \result_DDR_D1[9]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[0]\(0),
      I4 => \result_DDR_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\,
      I1 => \result_DDR_D1_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_D1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_D1[9]_i_2_n_0\
    );
\result_DDR_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_D1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_D2_reg[15]\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  signal \result_DDR_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[0]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[0]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(69),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_D2[0]_i_2_n_0\
    );
\result_DDR_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_D2[0]_i_3_n_0\
    );
\result_DDR_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[10]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[10]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(29),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_D2[10]_i_2_n_0\
    );
\result_DDR_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_D2[10]_i_3_n_0\
    );
\result_DDR_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[11]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[11]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(25),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_D2[11]_i_2_n_0\
    );
\result_DDR_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_D2[11]_i_3_n_0\
    );
\result_DDR_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[12]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[12]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(21),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_D2[12]_i_2_n_0\
    );
\result_DDR_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_D2[12]_i_3_n_0\
    );
\result_DDR_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[13]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[13]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(17),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_D2[13]_i_2_n_0\
    );
\result_DDR_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_D2[13]_i_3_n_0\
    );
\result_DDR_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[14]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[14]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(13),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_D2[14]_i_2_n_0\
    );
\result_DDR_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_D2[14]_i_3_n_0\
    );
\result_DDR_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[15]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[15]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(9),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_D2[15]_i_2_n_0\
    );
\result_DDR_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_D2[15]_i_3_n_0\
    );
\result_DDR_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_D2[15]_i_4_n_0\
    );
\result_DDR_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[1]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[1]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(65),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_D2[1]_i_2_n_0\
    );
\result_DDR_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_D2[1]_i_3_n_0\
    );
\result_DDR_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[2]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[2]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(61),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_D2[2]_i_2_n_0\
    );
\result_DDR_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_D2[2]_i_3_n_0\
    );
\result_DDR_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[3]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[3]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(57),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_D2[3]_i_2_n_0\
    );
\result_DDR_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_D2[3]_i_3_n_0\
    );
\result_DDR_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[4]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[4]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(53),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_D2[4]_i_2_n_0\
    );
\result_DDR_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_D2[4]_i_3_n_0\
    );
\result_DDR_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[5]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[5]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(49),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_D2[5]_i_2_n_0\
    );
\result_DDR_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_D2[5]_i_3_n_0\
    );
\result_DDR_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[6]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[6]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(45),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_D2[6]_i_2_n_0\
    );
\result_DDR_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_D2[6]_i_3_n_0\
    );
\result_DDR_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[7]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[7]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(41),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_D2[7]_i_2_n_0\
    );
\result_DDR_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_D2[7]_i_3_n_0\
    );
\result_DDR_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[8]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[8]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(37),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_D2[8]_i_2_n_0\
    );
\result_DDR_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_D2[8]_i_3_n_0\
    );
\result_DDR_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[9]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[0]\(1),
      I2 => \result_DDR_D2[9]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[0]\(0),
      I4 => \result_DDR_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\,
      I1 => \result_DDR_D2_reg[0]\(0),
      I2 => Q(33),
      I3 => \result_DDR_D2_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_D2[9]_i_2_n_0\
    );
\result_DDR_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D2_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_D2_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \result_DDR_E1_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    \result_DDR_E1_reg[15]\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  signal \result_DDR_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[0]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[0]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(69),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(68),
      O => \result_DDR_E1[0]_i_2_n_0\
    );
\result_DDR_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(65),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(64),
      O => \result_DDR_E1[0]_i_3_n_0\
    );
\result_DDR_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[10]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[10]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(29),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(28),
      O => \result_DDR_E1[10]_i_2_n_0\
    );
\result_DDR_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(25),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(24),
      O => \result_DDR_E1[10]_i_3_n_0\
    );
\result_DDR_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[11]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[11]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(25),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(24),
      O => \result_DDR_E1[11]_i_2_n_0\
    );
\result_DDR_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(21),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(20),
      O => \result_DDR_E1[11]_i_3_n_0\
    );
\result_DDR_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[12]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[12]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(21),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(20),
      O => \result_DDR_E1[12]_i_2_n_0\
    );
\result_DDR_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(17),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(16),
      O => \result_DDR_E1[12]_i_3_n_0\
    );
\result_DDR_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[13]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[13]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(17),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(16),
      O => \result_DDR_E1[13]_i_2_n_0\
    );
\result_DDR_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(13),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(12),
      O => \result_DDR_E1[13]_i_3_n_0\
    );
\result_DDR_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[14]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[14]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(13),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(12),
      O => \result_DDR_E1[14]_i_2_n_0\
    );
\result_DDR_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(9),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(8),
      O => \result_DDR_E1[14]_i_3_n_0\
    );
\result_DDR_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[15]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[15]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(9),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(8),
      O => \result_DDR_E1[15]_i_2_n_0\
    );
\result_DDR_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(5),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(4),
      O => \result_DDR_E1[15]_i_3_n_0\
    );
\result_DDR_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(1),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(0),
      O => \result_DDR_E1[15]_i_4_n_0\
    );
\result_DDR_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[1]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[1]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(65),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(64),
      O => \result_DDR_E1[1]_i_2_n_0\
    );
\result_DDR_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(61),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(60),
      O => \result_DDR_E1[1]_i_3_n_0\
    );
\result_DDR_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[2]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[2]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(61),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(60),
      O => \result_DDR_E1[2]_i_2_n_0\
    );
\result_DDR_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(57),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(56),
      O => \result_DDR_E1[2]_i_3_n_0\
    );
\result_DDR_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[3]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[3]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(57),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(56),
      O => \result_DDR_E1[3]_i_2_n_0\
    );
\result_DDR_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(53),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(52),
      O => \result_DDR_E1[3]_i_3_n_0\
    );
\result_DDR_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[4]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[4]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(53),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(52),
      O => \result_DDR_E1[4]_i_2_n_0\
    );
\result_DDR_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(49),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(48),
      O => \result_DDR_E1[4]_i_3_n_0\
    );
\result_DDR_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[5]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[5]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(49),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(48),
      O => \result_DDR_E1[5]_i_2_n_0\
    );
\result_DDR_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(45),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(44),
      O => \result_DDR_E1[5]_i_3_n_0\
    );
\result_DDR_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[6]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[6]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(45),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(44),
      O => \result_DDR_E1[6]_i_2_n_0\
    );
\result_DDR_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(41),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(40),
      O => \result_DDR_E1[6]_i_3_n_0\
    );
\result_DDR_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[7]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[7]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(41),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(40),
      O => \result_DDR_E1[7]_i_2_n_0\
    );
\result_DDR_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(37),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(36),
      O => \result_DDR_E1[7]_i_3_n_0\
    );
\result_DDR_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[8]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[8]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(37),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(36),
      O => \result_DDR_E1[8]_i_2_n_0\
    );
\result_DDR_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(33),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(32),
      O => \result_DDR_E1[8]_i_3_n_0\
    );
\result_DDR_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[9]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[0]\(0),
      I2 => \result_DDR_E1[9]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[1]\,
      I4 => \result_DDR_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\,
      I1 => \result_DDR_E1_reg[1]\,
      I2 => Q(33),
      I3 => \result_DDR_E1_reg[15]_0\,
      I4 => Q(32),
      O => \result_DDR_E1[9]_i_2_n_0\
    );
\result_DDR_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E1_reg[15]\,
      I3 => Q(29),
      I4 => \result_DDR_E1_reg[15]_0\,
      I5 => Q(28),
      O => \result_DDR_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "SINGLE";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_single;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30416)
`protect data_block
2jdohjeV6rVphDCaojbSCgHTmfjTtzPBTLlGCiNZRZWtir9jPsHMYZnX96yTebKTsAS2rIfg1ky1
r1lYOKLfeUg3ocCQGWEGkbGDnu9yNuG01M35dOqIU1r2dBS0H+zQ5EOo6arwLh9LH1J34zEvCDR3
uaadOstsgLP02d7Oa2OZFX+WzhZ/COAQtY86RJgXPPf8yQGVsd1hQTkjGIfQHrcbxRe/Cp9+64ZS
L+sKDe2ht0n9A5Uc8nF8ePH/rO3IqdieMtLXOUc1k4QHhdKPGmPYMUP5RmqU/YJUHzDZj/Yar10T
s/OZEfLuZxmOGfhVi9MU/GDj/OWUiiybEBJ/hrgaO5bOYYWqCIDpg7Q5IXeMwNKOItDeJUXTdzPS
nh9RrA9Fodqwz6KhKgpILIuWCGw8mLBbCFHtuvo1QafB3sjL1jZNOsIh6f42toxD+glkdyJWGdJb
t/Jzv7Gluu48dzERj8qwRJD4R8ly3bnVSaL6fNMEYP52kxX2cEBg09aaTkLHeXnchScG0Yhc/UUB
79EBzdJs3MhbaOPcRG0tDyit9CzG9h+gQBSRBQU9EU/3EWnZge/KJJ0v98JabPi6uieRqys4+ex+
lWEEiPr7ejWBKxXWyRvTaBgFsHqlq8S46XMkKck82u8ENzKIjBiwmPjpMNNTNzPNHGFiUygZcCN4
m58MaIp4P0247TKR8QV1GMlobAlGETl+ZKU4i9ZwuLgvM6vsaF4hPczRfqd16nqUMqjzyEAPQHIp
AUOg9mg0FpbUkVqFm8LHLaRQLqfJXCQx3WhBHL+kKjEvTmFwDxlvzpFrMMoNLoJt4VqClWx2pfbz
V1maRrLgV2suH5zb7c53dqxrd/rqeZoYmGYkbnTIIiZS2HJub8pE775QqM1hi2RhitIT8xmm3pgG
XleMVWLb5iT+Q0UsFr7s0QO7Mu+LFu317KH8AmgTykWFu5STFAqgfq0JuIqcfXsPDClnbngGuTQD
W4YfghRifKpLylypoNgMqpTib4nal2e7zd4jaVbsjgYOmKaOOHxUILrEpxsyzBviBeY3XduPvYuF
WVY9TZHdu1073q8URuzQwdax5kRsWvKDaBBXXxesGTeZiwfJBK2HIt/aBzUojcA7YIpjtYX5KoOb
/+06twOQbS+x3rAdhGzbOT0T7a7wTs+DYaBWsOAkrc9QKQjifAHGUeMnerMc0Zs8PhpXcAtZkEBs
Wx74pjeWiWSz70nahq14F++hnQn76P8qmp8NN9hcV6pjVrB2cJeWfFBBTu2uA+5snT3JpUG/KMbX
TCsjxZReKsq3QsKC/5YQVfLCCaxuoeAn2UA3CmRNZzEFVJeq0WXiiDLMH4s/vyQ8nEt0zKoHuRnA
qq8FSmsBHSs3rMD5fZ2QZ1MlWPE0GqK3IsQA4S8WUfYfQbp17JNA589u93gs2MXvtJBOPe3JocOj
pBJXRqM0XUb26YTKO/J0ZlBmzCIX8yAKO8xJ0madVu3AYiLe+O8U0R5eNCKyzJRGH/h0RANRXypP
11mm9cxyPOxcKPuew7fL93/HQ72B9JpCTHwGOSjPSCSx2dz+r3ZzCyVQhgozw6hABs+0+PQ1CHeL
f93hCarEMJgwdZi95Yw7hYxLYbdafndYDcUsrBfbWmQq2l0wi4PPBzCs/u7zHm/h+16lqCDeP9s/
W7nGNb39jqnbrxlvmfIc0koN2tILFdMAbhMQ8aOzYzGiYqadQvSv78FU0+pzhGePWyUIoPG0+Vdx
INTtfYwMYYGHys35vN/H2q4Y28oyq6ehWeZ4UFvLSY2RTLyFuXyulnaBwhD0dd1DlNrHobvcy88w
fvwQmAtgv3Jr78ay+p3+jIbutrDYBQTJvFy/YBldR3fTB105vigM95m3OMXv/4pUreEioujrg3z4
CcWn8mSNAmEzdQYjRVYLyusoo1siZz9IvCKqOjDnETgPRdbAsPIXLm81hqCFBPvJOQgltfq0kZOr
8inS29VUdJLScGaMY7rmcCfbMAilmhQ8esVzvqxXD2vNvNTj7jWfkkO2hT8DbtukiibLse8I8HA9
WCcEU5P+2o7dArs84T8XFAjvbH5iZVdrsU7rJOy2v8RTwH0NKVxSo0DmfYZnPOVvU16Z0Hefn11N
poAi2xU+IEzZ6jgex3v/yGXu6/K4ijcq30tIoAUTnDMl4dwoNQlARJctUsct8WClRNI5RqTjwK79
Ljgj62smuipt/yLqMRdFgBSjpGWs/k2mQ/HfMAj5BkxqDOcua+rFLtPEodslBmbzHobWD/DYsWL0
TF2HBKumz1skSxV82Rb/7kp6WNi7qYYJKkFPfB3RaNtMYPLSbevkqhFgVkQxVxQUaifWjQbA1qUO
9KG2KuimYBIpovie1YEybmUnwH44HKet+24yWpwWNHBxIlptJK+9G4kRVtVP7IspA+7gaKeoJT+N
RjOTurrQRPPFCJMM8Ig1EJEOeTxQhbI82s1RVJ5Noe64IotOu+S7jF5gABvRkCKMo6+xD0YwI77m
+OoYsdScI2MAK7ajLRaQDmexuNxtR/DK20cOBQx8s3CpIpFUQKun+KSSQ3BYBvqId0v0NBk8/tTT
Q1MoRxakipPc/+GT0AaSOLljddckqaP3RSVd1rZrIAf1cnCrY9TD6hNSCP7K+3B71N9xQ+B/e06Q
owR7RSEyrwfcFPI0DO8Aee/fl/CMWsjisaMF7o0tgl9EM/Udbv1uCbdffwCOE/KcnYbug4JzsCG/
aq4l6r+9eMolDlYz3+lM0kISieCeWXZ61BTogttIU77BI/H9Zp9GzkPpT39oM4Os1nx4reOSf4E2
qFJ4tiTQAyh3q4saT+Ms2p/FGRXThIGoz7PFAeQbKH7yr2dgjk3d0/p96IYczavAsFtT7fshHNHS
n0Q3u5HgATA1EsTfDeFUx3XFqs5bwaRyYsmaQfER7Vfh8277UG+QrKPlPxrnKrlhrocLDpEcn5BV
bsL+YxnxagLhVWRjrLiMWtKXNsZT1uq7s6JpgL6tw+35VHkwoqyy5GMzxUGjrm9mxMMQZtm7+WxG
7YeL4jOxFNtvUnGDIh+VCChy4lw5pBuPSvJeOhtHhF8pzdeyQeIKHxpBCJXjJ1idHHT8gFIZhD8P
RmoJvY7slLx+t9UtBKVNZcexjm3ZAKi5WVkqTfO5s85ltQFcEhhPDBloysL6EXG/i1viV1o9ddjd
ach+SKqw+QWIl2+b4S5xbHdp7J9m0rpWU9MfGEcu7dHrRO5hs3N5rH9m8nOM9PY7nb3ZKh9VvuwY
iBW/y7I4aLXnP5ZPQyhBhL/SOPIXq6x7e/B3QAw0mkFs8mVTEv8309VhNrBXlbH75Tr09L8xUj+i
iWYtI4Y53RFsRhnF+POqP/CfFA6b73pqyd7xNjWsZUGK+8uXB4ECnQI8qdFJBZT2sYQZAsjCqVFh
01A4UsY1E6yR1R/62w15L05yDhC0CTH4Y7CHkpkwE6/n9PWrZ0ixuUW7ijNZWf9f4iN7je3Dn3Ch
yYWn0f1MbYJ1V3VDchfD0AqH5BcpuzyEe3z+vIJKTsQ4ZHVwdNaHERySddgGvv3dOaDYMK5XcoQ/
uNeewupDDZLYNAyS0xRRj5SpqMvFBSl7jBueZLDrf8ptuea6zB9M24sLkVrLS08I9wOlD0rrB6tN
hkLm749FNydpVzDOQXOiRisobZTM9jfpk6crwMd8hXr1K/39KxX/R/kXD8vMe+dN94jE93DS5F3S
jseXC0s4jVGrwL1lTb+PY9GxZ2TeeQW9jkEL1uRaftFtoWt7UGupew+qdLPi+pK1NEtrg/TpU+Tv
iyQsdTop0BGeKblaTagYIhDEoTPkRRWxvpeBRM+nX5hzkUeEDwVSsQXES2dZXPchYDOeOyzNmbA0
qhx3uejf4pfDqrQg9pVbTOesX5WtSij+l1rUZo7TVP3cN5B1AcDzXr46InTZpXDGuWCnDKG3Cn2D
+EF+9qaFWMKhrE82xr0c5ffk7R9fbukGK5CdLO5Ka/ZE0II3c4V44pGOkhV5zxj3E5AvleSCvFZD
1Lha1uptMwXAjCkzEPxP5TJvtidZwm0WpFF8Ips3h8Ir5jiWdJykz3UOKUdBZvdNeFTMK/n+2EL7
W60MH5APstGMpin6Ozr+/hnwfwXo5onnyQA0Z4S3S7Mm3IPPmfhtdirobcivRWiiyKZrwvopaVrH
iZ7cEKFkGt/xOkbSlmK2hDoaNL0JXbcbvDSJqr/Yd4GSstJ/HeQLr61csg2QRNZdSCYSzAv8jItd
I0kPp2APOYgSUXN4CAGDBXc6FQ+1ZK6vDN3CsfkY+XHM7yNdSy1UThdWTWcUVSfhPQERLTzu8oNW
CRtHwgfjcdD+EJTsJaPsyV1iSBKQQrOhE9fKHMznK/zNMjzfXWcqkTtWD07K3HjthCxTe7yutjt/
nRJo3P+RXhP3UA1io7eildrJiGgKqMp73fqWJRc8gu29NmtfrjG5hN8VEt2QEBe7INEmgk/eX+/a
eGP7ZXq8HRiQEhzBAMBJs9hkxqWFZvvzjX3gjjgMh8dFPIDoSUQSNcgMBqQU4a9sK0t2mYUBOHYs
gQKfluGabpPb1fpsXZVporfbIL81OrnZ9CArztJu14etfyF+xUP7+TzJ9DAuf36h3hMr7T8RI6Dp
x/4ZjYqM2hNmsjC++PhULeFJXvk10aMB22eR+qvPaIfUv3crtJZvFFyydP7iPid7cfd0/cVeRlLL
94cum6Oio/5rsjmFDR3tTp1krHasu7wuul0Eai70aG6Q2CS2jijBUqkyoac4f2LxF/QvdwO7Phmv
IcKZDGYeMpkQs8d7+05PolpDfwuEjoEyXvOGGabFYkQlEz8AW2yzERnGRB3oS++qY9ifth8sVYE7
2RnmtaGle1cVsGfskG3PtogOuJHS6erb8URXcEyTLnjvQxasliRc2AL8fpKaCBnnjMnW0SaF72Ib
b5yz/NVv3ABI5rf+MtPwACjqz6fb9gd9B9/qtV3zExB+mFh2Q6kb+3teLRhBoHfO7Db/yh0MLru9
tBjCMB70LhDOcf/Es2DlB7MOpO8ax2VKv9VmTNtM+LUz2xPVFpVgjD4ggX1AEJGeEgrz4yFGUTMu
V1oKq/kgI7ScIKuRFH3Bq1ERk0R/7zEkSz5MtNvNOs8EKVUhQp6x4uN0tlGDjwtQZrivUfFqMINk
t2cDwl1aaRQLaM/Dk22TfcGgQUf09ymzZwTheDm9Ir5janRib0daoVctJuPT1lpra30Lg0avO6/n
0WAkFh3rBDKKqVdwTXQJCRaFTsdd9VtZS7mK/lfU7YcvTuq7KPeGeFFyrGvWvpwmjHUmTWao6z7k
nCENLKXRBqnig8UndAkacqmzPQ9WlEFNn8UQ8z28Ml5gL2KznFcAIwug+oOCI0likYs+ca+sOU3D
J3O9+0s23xDMTT0wbxafY99XBd1V4YG7lOl8BhIXiYtzUNOhRJXSxHbznqALtQjp1vhgSM8WmepE
idvrsI1chcBSqzLCjJ4ErnMSBFQL1kVGxj26jc5H4mn+csAkXDB8hy5HOJdpCMdnnGS/fUGwxN6f
zoWvjwJ+bn2VX+C7tbkcGDSRKBJNlD6uaUAr3aW7sxX5NsjLwsY7o1S8GT3FcAcJxZR7TS/qiYoB
3jdLmr1WT60qmdInCgCnl2DYhWUuScZOZWqL29QabPxYCJNch1GPicKMLetpCPfgtyJ614ZBPuCi
dbujqGBkKnaXiad1yyxeSP0Z1PnUH8vDhfXL1a8s8QKqljMfjE5ycPqeh53YeDR5qoVT3wQiTzKU
ZxoN/FDywCQ+jBBmnMmQosRJXGLMIQPeG1l8si7axPuE95tu7OmJgGfG/pv5QJRSIIgX3RfLPm6z
8EFD7mVIlFk81zZ7IxtxDOAY3LKEXHL9jxwqeINLkcIjV5ssiAPZNKHR7OXMcAk2aOLVE4EKonmq
LVrE2W+3eOjtblg84dnRLflFvqR3js3H+lH5yEgZKePhk0phNsGY/rB0nWMWt5QsBJfvMUZF3Vdw
bI3PT3J1SOz4ZcQ0J+fTTeZyp3MjAtMo/xKPt3ftc3mR6lBNznFsJkacwrPJq13Z9PvXtCF52IHL
zbGkRvcRwjcZNc5ItLhp33EcrEBQPWc269J6dPdf/62gVZWHN2xF7LdRbi/TK4jyT5/JPElCAoqE
HTbv/yCJs++YEdQX8rQ02XeBpuLIQpKcFlq3d6rnL1HxT4hJGkd4P42gkcy0Q1EbGvloJ4sYV3JX
u5MPeybVkRej10eAu1TUnhI31d793IWcgmQL5Cwvf5Gh+fgNLUW9iSc09BcZngNjHaKV3QiwZnlx
pfORJsYoMK86Xo7MhKJEumD94KGKml1HaOgovIfJNOzhW2h9iJnaxBbko5RszirzW7qtcWXQWlV9
snGfFLW1PR2CfDBsmISXbnAyALde8xN5spwhHOFktDgkr8zm464/+RIcMa3o7v0qn7Pj31qpYmrq
X4sY8utFPpA6oYVot5K7EtlFgocTG2iWhGmzP+8L8yi8O8bCePoXfriNkxzhFb0CILthxCo25mHa
YmkQ/odFRrTog15jpvmsw+OUsGXGh1wGCHjbdE+2/Gucs2tfBlW8X+v7bspnPvY42gEKKPThwmAP
uam+W7UtrY7B+b5R0tII/GO898OVIXYyax3nleL9PSO6FIMqUnVO6vIheAn//CNx85oe0zrSUcUb
5KuJXDTzaCWu0WtYlHQlDiTeQ/p8fGcNKwsff06f1oLdhxaq69yHLAg223zdBa0In1eiYdvhu7ye
XpmuAtQEBiGxvPuP4rR3PvKidHxA2ylamdzuCUXJrpDke6PSJhALuI91Id4zptx8/Im1QDaZ28UO
Rfl/vZrwMCUJoBPM5CoOcLhFw5UO/dOAgUEQPJ+RSytTxvmw+39jIq7ktsUzdBoumGK25z2VT0k2
vZV7BH270kGwVlcWaKbK9ZDewnxmwMZE9Yr9PN9c0MmsT28CNdBjrDgIEYkgbMASnl2F9VCmN5s0
WmqfmNGSpBafmJ51YTRk+0u+sO9xcbIU7+QFOSLskNT2DP7ahnArBq4y8ivGA/J78fhJuV1wZtuH
LaCAQT9fkFKSWnPqXjK3PSkF6pYt8B9+0Tz752pkYOJHrrGF6cES3gF041x/MynyubHsFeO8Eg9A
I2a5xUzBQSwUet63uQ4WP2DVeXzjLlcX7RQY0rpxWPmBc2YkD8PJASVkC+tf60if4lowMfZjrxNI
q5VQytq8/xU77N8nQ+yR9XJsd0K2yWMswFCCGq4oQTjCG2RTpBSboT4sI11cWvGl/CXC9Rd6bAd3
YfFF5V4yHwfy2YpzJcdSEkHb6At+s9YvIFQIgaJ36JYYBP8aeWpX3lsGziSLY2qy8Q/4MK83xBsH
YP6+Kb+sQwUnyWa53PKzp6u+zhgbmOWr6T+eNNwSix9cBRDEaz50Mb5Dt0DMXFY9eYSj65YVt57T
OW1Fpplnp9MQjo2JBjjQRS11qfai/6cl3BX8g5vqPA3eCM4w5v5NebaFwAeogMmobqZscQBDRv+d
LesnWCerYcF2iycoF2VhS6BINzGumojaBA7lNFfDcmO59fBiH0xwGjOdTV9luiy6LenP4FShvCdj
jXjt++0OzuMoJE8hSPswavcpsPde4Jn/Vuhfg6jh3grIKBGjlS7HR7UI3CpMDzfqixrd/JzrQ+x6
BstMUfZngz6URwZcFuRAbA4ax0L3RX9epFhq54zQA5IiFozBDmrm1DmLxpQYiyqXkl1Iyhnn1vqk
gC2KGa1ZJJW6l9ML82TpX+g8Jv3ZxHUDhwuYqVaf5BngojVzFZZ8CuYcPjY2xtTUgDTihdFHG2I2
rRslQWgfxjhEQIYcBrGyBC4XdxEvfN195wmzqWuLdhzx0ohBsmw7k1lL7vGphhTYHhjIvF5FSU+z
qeBcZvv7LdIob/Q6RzGnrPTL39xmdsJ003w0SVfvTE3+T+mu8zsXq9NQpsUFLWY0YERsnMbqWe5M
iVWHE/u8cDShDMO6M/SImPXtfaaJyyeZJPv1Qq73l6i0epXcgerHTZe0U19jsFyF6v+A2MCvgTmL
ACKHrXhw2rKwHoH/EQHjfx2s8sD0wV99ooIh9Dvlx14RdciFfuOp2DKBOCrgZ0vjk2AZ+WGqRe+Y
McjP8P72c7/ULreDleP/p3y7Fb49R0Qn1CNhe6lBjeo8qOLOID5IwJb5ca2t3IHoLNLgRA6f9dHM
8fyt/dYvNwmyuEVlD4iXJcU8hsbNDFlYBVVfUvUuLgGkWJMGQyld7jVu+VYm2m05aBB6hnsf3oxI
jF6Ku1JFljjtxdpL60LPgLDeXhAE8eWzDOUQkaXnzuxb/RNIUJwyR0Y9IzKZxz+GdmM4HSbv8xsG
NIEg76CIarZd2ubspEApJno+4TR8AZnwEAio0d06mQ4Fa35hPQuDir33BLYku1Y99pJUaFZNMfcS
ZgSUpQcbo/AB92ymITx6n2LRy6nJ8WdixNpS7nOp17fXHb71880gHGlnzmNJW+PKVgeL6IA0gjP8
f8BgPkz5WC3yb16BSjd68nt1tyh1/8/JsQ5rpYX9eXS3/npouk/NZ+Gdcj2Mdh3pP/epYhwITaZS
0h9BXUwzrOSnygS7quu4UdQGufF2LF3gX0PXz8G0u3zXSXK5pgamiRmbDQRfmTmdjJvt8heMgGda
6LK1Fb+yQHWd7JkkJXJrxPLJ462tRe99B1zIeMQ0R1S4MhiTeRcKHP2BptyBOfujqSSN5EOmX1Ko
2vbkw9XykinLrnG3w3GSRydJAEOp9QF/tqCHrVkp/XYmsTYk27gXcuXxU0nYaE3n4QkmwUVkX3qU
y+2j0q+koxFNtD1KnwVzgt6GKrChTJ/NIr1Yj1V1v3eYPFdwzyYJKyYcFGqOt2esSwppAnetmLLu
9cO75zlWZasBontxMfml/Esykq+luEc+BNE7y79M+Y25c+nvH/lNIpErkPdlXjjA0UZ9SlofktH5
w5AIP4Ak2cSU/yQ2ZxvhA1umwQ5QmPe8+71GKryZ0TdoW2SRqwBGbKPLwYEyihkFIaIYNpxKaCsk
WzjFbc2pv9XHs87Pgdom5XyHymSrgcOI+EDA7KPv1KdxZ7KvMETMmXDtkv033LLhfJmw5eUI9uRW
505RU86JJCZDHlTD0koHzQNg2XwbPp/NlN+S5wjv4wTP15xCcNyfArdjjFEtKKYc1hRjw4hwJjEr
aW+ivivhcakplZ/OMDP25JM4cYxvuVrcl0IeHKA1dph+FZSe4xpe+eMUug8SFzQx2RIQpV1IfcSp
xeZceASSckdTwO9+sdR5HSEuUDXSvJDQeVUpKT26ZZgNW33/5Im5qNpCZgs7LkVyiS/5Q55I2vxA
rMhmf6KrTBWnwC98X5eBuw52/P7v6DbS9MWRgks5Voxj9q8U8LUcCl5I5OkTrAnKix8tEt6ey/CM
Dp9Cy4l5GbJ+iXkyN3pVn0lH+U2MhOe1J0x7UaeBIajR0BkfpcLWi/KOniXWOvwZeIN25K1pGQVS
suJKW8LZu7aKJ04DCVBwtdyXCBe3D6krWWyBdDQ46q0jo4C9XVspDmHuo/p7slw8ERmWrMjOMvh4
J//VMRt0oD/UILbUlkOnS/5QKPlKFMXvwuI509nI6yVpHRyOWVLlx7tcXf/oKeyGOBzfbKxIgKB7
jLmtGXr5DKgsPgr5kCk5xTxEOx8b2wATsJEYAhAE/1H9m+LOT2xl9ue0uVTIbvw3ziSR8WIj3LS3
LpCUSUlovPgROmqtriSY/GIK31WgDFck3cCnjb7wTPdPiiia0JYzxZnLHVf8pLWQvNuACsiwP7lo
UkGwrp6zBANLWZIGrFBcrR10tZljpfx3SLe5zUrZXub6rE5WKH5nSQJpK+FU4L8GDP4Mw0Y41uDP
z9HZ4wgv1lAYMztZToLRBfzyzwNXlrsUFO8tYTZdSXYfCInt7+dHW6ArshjvhXaykLLX6yW2ZDQR
a5FyP5SKN5MLfPeotHIwTF5UcUoVFz2LZ2Tonmh0qp/IA6+cBrULThYJwuH6i0SmTQ/uZ/NTjgr1
sxIBS4Z5OG74iZadEMzO0TjLFVv+u73GPisXz+2J/8igjPdRNgVID64+dN7qN4aYo/NhPNEacoG1
k8CbPsLqgrKTASn+HEVdiohrvkpeFXCxJlbPRKO+tlyCaML0/MI41gHz5PasaQk/EodJpGoMtGME
a5LQgHSq5WdN+nxx21GD6s5A70+enb/kTdk9j/SDjMvzv8sK6k9Os0kX9tUNcF3Bo2d2byktrp4B
2dY3fYkcq85niB6oa8/WB/JVZ6+6z94vZmT6mWBuPdqbPBvgBOMXkM+L7avTORUMSh9f1086p5zP
S52BWc8Pbs3k9+ToCruzTAhRzhezKPiqKbUNMbK9qfa06LIKMuPcfMyMZ5uwgrCdYyk1XAbAuFWX
uh8jQwjtUWUbZ6ZoeQsrjgAgqdmj5Zd+1UDz7WZ1CC1BWpXPP59q/LdcdM3Vs7lucJKtavOvjEYu
4sCbZSuC0Yw32A+02B8eIpNQgpN6rcCnZPIbdc60qpP6rcLgM4qXrhhyU8tQTBcDkovVaj0IfzCA
EhJ6YbO3iQooA42LH93RJTO+2Kid4fkkKVVA7/lQn0xvF/LZ64maMuXi1PnnyuM5ob5IH5coRox7
twZnXbHOdwC/8QKnQT2ivAQYKf8r9SzEa77GA1fYoixTSMzNJ7lu5nDLBf+6WMLZps7Na2zhNgDM
LFa67HVpXdX/4/XYs/Hf1NdahYTE7oVcerxUXxW9PI4MykiEuPsT+DPtgO50mYTdtcNInX4LqzCS
UFO8e2qrju4djLtaUI8Ky1x0Rgsv1N4RwQmfelZaB+a8yFmWWr1FYfLdY9dHV0IDtUuAe4oZmmWY
uoinZgI44vO7zqNUZ6nAQd8CLipsBCgYuFAsSV6K4yn3uQoV5rpqoQKcIEeH9U0hLif0lBf6Vau5
PozZ1lRZMWj1VUnVRVjPM6VatgTgp2OC3AE+72z7vUYrKJ8pYXe2H4YcOYvi6NE61Q36Xb5Rfs7o
x0aQI1LH4DSbC2PrIWNO3OVJaipvvRwMGwpeX+atFWMBowPY1Wb3sqBTPfFtiNOo9BbP7yqZNlna
upUWZbz592NU34ifOJLj681xR73YEX7ROTO/PoFZEl/G75CDJiEIWWKY7GUj/XQhfReFwyqRi3gS
V10twQqsSCazdinIN5vkVmpJ0fg0qqsOB1Xgf6uG58CLizdGbMAGzcqJMnoD9VHw3L6yhJwvqFHx
98rynH5xK0fVJB6JBJYdO17/KTRBZ1F2zASBdXm0wRyx1TkKdB8Affr7li/p+BccmTWfDnk39D7k
gu6ssdmBKiIBaCVzmR5KTBcm7ubsE519L2VbjtFImbJmzD37ZR9iyxxRYolWn5yPggXcwglXvgFR
gLYOwqVkKGWt7sVnapybXFQ72+tnzi/6EJEA1rekn7o1iTAzWk0BVY70GgDNpRuwbRrpPsb1lxmw
4vybDUUvP72Ha8H9Ind7d02yLXI7IGL7ckPuaTaHxhByoyWAHq01/k2Y3/TbgNrBnSlAOg3/JgVi
vL9Vif0p2Q+QTtHuTQeU589UMxYFYECVDKvZGZBF6EnzxI3svUrHucS296QJDqlwQ7A5E+wX6I3r
Oi+p5MVsLPCt6r9j4HU164B8uKtBW+qyCxAbL2pU0V8O2IxSbRLCr/efZH9CFHAUNxVPiMgXIdYB
596BDbaq+9ezHQf0ygdPcomKyIaOUBpOAxz2zeU2DNKffsvdAVHldTetV3sUaxMLhAzdXMBtGmMi
XWEdmoQ9tYOqR5Mi2NC8Crt/PcvvtLyeO3dZkSqVeQSf76iLgKK/r6V63Uc8APK3qEhhPdEL8Gx2
YexKwEaKIOMgjDbjSGogP4950OadJZC/2dUvbRfQqDGA0EpQI3mPKL+PYTkNon9gmBHL2kCuMdlr
qfZPoDE9TLgM35tZWPqka0gM5yVASRgm088HTmuz5E98M03+5vfmOU1SVKBZ5YB/VSKRwIgAeIMB
5GOW03m3kAH9RwG7SfzNQZkv+b3cjN7MXnsq3T9PVy0VUefyz6Xx9ix9BLUfqMx/xom3EMFOSqVK
tBQBo0KsjvOcBPpgiSkiOM4ribo+n8U2ulbMGlXstXXi+WoS7hoAMDcCFOESdBCNFnjv0ToJCAFt
BaLzvvI9ge4v/9TQCAAtEWeBpSStNHpAtAwURORG8hPXgzsPwTe1sK86F5q+0IcabaY+dloXU72T
Y5EwHyKJE5cM8b/PeBJTJtFvD+5YhhvgtP2N52qFd+Om6k0cNA2Iw3xphVbS5fpMIXYMGKDInWRt
T89R5+w5waKDBGDZni5yYzlOWgb14nfywA7fHcy8tACYY90RYJeiOxOsFrerVamwJSO8ejgCgzxd
7UfgKAVbtmpTCHgtHvT/nHYMSRFlXuhdorl80wUVSH0YSYdO/Yav6jxf1qyDGLPwhsF8HkgElwUi
rim9vEWb6I773+DfAzzr9BEmzKrbTDIlLFTgdy8kaFFxfOTonpeyUiICImODkRTpUSiwBpwSPk4z
Wk9hVbcCKyDkQyPIyEYihA03O2XSXBdUySeRBAYe53/EhugturAbMzKOh/qV6jXsFWSwueu3yA37
ltUcxnM6a0mUUZnOLwu0WqsYV2o2sQhck5BT6O2U2+JWqNsmbxvaTIzTN5SpsiKdFTDEYSKe22Nx
JkOd/DJ4j3GAWPlmpRW91LWZN1Fft5dq5V08UfLSJGoyEkubb7REoYPsu2qF5F2hVeceBokxL6U4
o/nvysnVdNohidIGRqYIR2yxCqcuwnnFlnCa8/Rq1/Mts45aE+Xkv/uiwSo9ZRM7MyGt0u3tbYj0
8QwVNy7PN0gMDJMFKiZId7WZnoo3YnpGmuIW3dz55lNwPHuu72c4Juj+pJeZ0DSZXUVWhKKSg/yT
bdwsvCXnkgplHxoGkE/8NuIgu2+CmiNjhSjbGKjB9y3r4j5yKcUTSVgdyehiRocdsSVJ4EvTqkpG
dKpAfA5ax2GDrEbxRZSNVapHktDbJdQbj8jWX4QjAVXTRCv1ezuCXjq+OkhVZqn64JDtXrdpjcVr
ZaQWL79ufWqDwgKWjvWk/RkhiPlGJ3vA9v3ZhqgR1dfBFaBfCydF7VISJM6LeKSkEilryXUz8IoE
zqXtSBfoSkx36Ifpku4MQr/vjn5mn4uAG7PfPREfq60VRsakBLo7EipvuoVI8TlbvF0kruj1NAx2
DoSLv++H/vrJcw+LtW81JunwbF8usB4kAZFhgIpcXQfbD0w8BUbkiLmAIeNjWBLKedBOJkoJl5OR
5LvYh1v7VWqXAtQ6mwLHrt40EtcnsRRTBGla1erAOWAZVfokBq/gR6mceAQjgSd4Cn74ONevQiUo
l6wsZoOwBsI2ZKU97QR5EY07DT48mMgqnWVbyQtxQwn8jgS64ZWE5arNLg3NoMAl339Ju5RhCXel
D98UEvEUsHMc7Sy8HxjbtC2eu3YSBF84/U3yqz/c4WOJFGqbwONfhIiNoG3+ieJa5dVC3YkpkY/6
FIJInSd11wEWUKcy0OrQLf5QrkEWfoIBojqfDkdT2nYeOq6EacwlJRT/wTZYTVQELRzmy+st8UrB
qChywmkQJoHmluLb4tymPX0x2qdAUaGJQK9a6lB9vHvdYmagzOL1OA5/x3c4uFkAE9cVT3SgPBQW
EbjXR5u9PMvOPrn44rOnXC+bNmBivgQ/ap146qMR+ipew6YCFsDD7gkJcZ0FhJEgBV/GK1TfmTJX
ug05IutBLk1UyeWbdwq2wfaBshZxe4v4Fd2u149g7uwKeVhBvqJVCqqKaX/f/07rVK7XkL4OPi8n
s4ssqbGry4CuWJ6BoW5iOP5FwHfNCvAR9h/F9ImoPhI01JLbLGehZsC1Ih1z3neB62EcWIusKOGm
OwJ3tmuhKKdgI6XErx48GizoX4cnBs29zNevBUAhC0Xg/PCEniN4PssrbmtEOToJSYzXCKOpbqj6
KKfzkHN5oCgUCVQ6uovmfE96VzHMz+IH7ZBa2wSyvIvIWE7s4rWDZD5dpzLRvoNKxJh20nwzDGsI
C0Z8FZfX6JTRBtTuG2swnheJMzyGpd47li6JiJiOhs+jUruhV9Iv+lm7xxiFTeg0Q1vVmZu0HrEJ
sYLNGwQwQltTilcbrwVaW7g9KA3Of/+9ix+YPaq6HbRZthiyVAp0uNFDnqtpZUv83tRAy7/0Nptd
Si1dIryEX+lxF5pFZcNJrYY/OzEzVsPrRqlxseMJPzjdHjuMFwCvyygBeFEyhllggimJ77VfabK7
vKueyGwNHwKsHF5ezjsKKeGRXKDPU6gXJP/JYn5ERySmKYOwQYVqg9YtvwHZyeNKtXk9alyq3MVC
IDZISvOVDODpO/NZs9QUwKWtPPBCmtYE8b6TaUvOPXYY8eWpA+HWRYpqMIoAQj+kTE/iRd0ramGs
SzChHZkOfu61U5DlCzZn8jg2PKUDBjJVbJiNPeNyDMNKhbIIi+b5jolIb32lzTr7SGGK3LNrmlp3
7HEM7MAm2Yw7tVYt5vjo/2C++2j1qj7TABgOsNKSPmnbv16/8PQXcP6rEvpqVwzl2IchobBs9iHn
9blYpdS7gsTkFJa42TSWSgoVuOHW2YbNZp76Mb+dgvae05MHuieW0LyJvRkuj4nh2dXXJsl5hTaf
cgcfrvzGkwPed4ykeM0sDAyBSJojZ+yh/j7Dlkq1stKBu4ibQjBZ2vcBYEXwVmEuS4Xb8lPKCcI3
P68NA/b3RZqbbiiZawPRRF/+2n6xVWDiOJGbinWYggzhy4gVNSNVrjF5d49GHzwYJdK6VT+wDUCs
SvVrQrA8mTwCpwFiz1lzCd4+1EOZgXqFYmqAYSRgkOjBBdK8uZJY/1KySxAFwe48spRSj5ugoKMV
+mrz9GvSdlo32Y+CNbgBmEUPtd0TD1z7Yyjap6VMQQHCjE7RWm3l/UTH8QQEEiotv3B6eUVVMvUt
T2vSMT345qhu4NOryJcjk+p97Yj02+85WbPj02kDsDuat31vvIYEThnhmo2HZedzYf828HiKgQr3
yzAVXgw8rOpDRehPD0N1dAOhD0le5Gf6cud2RXKV0/5kpXicCVOQ7t0+Ybu/S2wy78EdcsQr+b1x
gc1YvfwRGDWKIMAgFk4T1ieF0ZMPIkTHLgbaEy9z61DcU0MxJFa55l+yDMV9yqCC6URJvkzmTPBu
C5WKyCffvn6en74yay08zUyFHBdJ7v85PjbQ6DIxHS63YTQTii6M13peE3MUf+2Zt9GH3OXOaFn8
VXYU9dIpKqCkKgN9We19DHOkMv3RAUomO5HoQmp1/nl/Hh+Ti4xSGbkhWH0yrj33Ba76FVYEpgMU
/Fu4qR1cuMczYK+UnHdbSXsAn3k6Cs3Ijqowva3192LLnN2a0BCkSINWm3myMCpXp9zTXAjqnSZe
xtsi64rl/3liL6Kw/Q2hsDJeZMkfpUvfxBXXXtKXuy8O2cvZ/N59VDmlu6wVSc6D39xVZuf5alav
D4KxJ1clH9/K2VbCXmAX/2QDZE4ZqFMmUd1LuASDQUOAYVREgJPdQikuZpceDm1tjF4g9/ZBI3A2
eXSG+pIk2s5uTDH5CaUxUIX4abaIzzrSXXxru3V8/6EE2GTVeQVmD36L5BLLt5jfQtKWuJxaDMIh
5rtvGglunH40zUKmQ0b+lUnNnUDBgW1jjuqOyUcEoMXO0tA3Bkc0aU8QYgVeNTtMXtL6n/ZLdoDq
yPt5aA2sRNDF/ts//bCESQ/368E30Q9VYuPXd+cRMrRf9v/M9vJU7vXk2iWq2hV2msL39RCb7wkk
I6EhKjYrVVpr69tLVs44TI4tTuHDz+C2AHiB1noxBfSDS674UiIptwpIuJAGprc/xRg1+UZt3QO6
Sfog6EJSypoyOrZkJTpNuphPk2LDG+L4bUF+3lwHk5cS7KkDLsaLPi1lpO1eK66NdziSUGIxZKQb
BlapYjvAhTlhq0Lz9BgdM4yxxTnuEU2mUj5c+xomkROu6GyUMuooU0JojaDnDFrZ84H3h7JKBnMs
g1Ag1rQ8ckqfE6GwghobmsHIFn92LyQm2xDHd7WXjpBPIgOIop35ST2vai4TCKe5quYgibdPcNDf
QtFsKHuRvdUlb/nwr+L4ZY9O37k8QviQTJgduYmWBC0IuqxVxpfWneGM/nw/nSsOKg7JWI5PCIgK
E9GdygXz75vYPoZyagOOqaVUGNLK5+MmkUPcqd/+WsKf6g2rMmt5Tn75eML/0YYPoG3Z9t3Vxqv3
4TFGqVC5UOHiko1ZygtIE5dY/YyK6PwhElSvM2gXusnSQf3khffPDJPSGqFj3SXU0WH+57nl0chg
knpyk5uiZpiS9JG8MyLCiVnPGpu/x7cwqOiAg+A8ANGgZO45Q1leYIFEDDJ1uq1d5AxHo7A4pLBD
8iWDaeC7X5c4TuJWs6Vzmx9g0seuZYhSEFfK7tbfesNRvPmIL3w7/X09PSzrTRyIj11vs+27bAvf
vjUP+9XGsjomA4Gnx79JlUG/hwvvfZe4gRIzBRIRGgill2VpZUR2CtvlohiRcD+n7CNKaGjr8lD8
f+OA6PgHVBJslc/wkPxuxEr+81STywnciBYhZ4ATtm25QoYZXjUAG3/zc8KzIysVLQYcsFdlq0BQ
fONCIJddAILv5yKXgA77F62iwlxiK8pTxeJgmhFMKeJtND1OulTLDXlLRCyvcHrNLzcukPHOCWtu
gXA1A47QP0M6Zh29ndqGVD4l0t1wivvGx/P+vQ6RFAUM8AVB2NPfozU3kYh+wIYL8xS9gYi1Cf5A
r94xXVR3daG795r26fC2TzDZlhjCPuLgpEgVRyzpfWVfLOIvd8kmf47O18jxQIzeQnCrHuKOLEBN
5MAKjcCzzlKPDsA1sJnbTqpWa3qQkeniidcIfORzYCOGkZ2NOzeFZfKV/HFWITvOO+IZStNrxUAZ
RsSPaPzDdXqWzGGgSTlWj/Bq7cDweyyTNJro7hXcbddV4IAgh90Z7s0rFjMqx4ibJw9IQeiyXENq
L7R3e0k4LVLARQXbsHu5r/4U0cbvZYHvLf3p9eyx4CdoKx49xg1BS8lWzkmW0K8K/Y6dz35lZQYb
nFgsSLsmcH76ld4lCxQC6G93dkZr130MFn0t9d2i8HMmVY8vjwmL8h8+pdqaB+ssNKq+zesRlO9Z
3JyewGo88VjIqYh/jByPL1qZERzgjhjNgmzjZPhh1LSSAvH23LI3PHdIQhVM6YexJDUHPPYF69zu
IHWXsVMUv3pHkaXvCrOI5jP0lDrLUYh1itSBCtzlAEegusn27N33yLlya2wbwzQVZm0mDo4V0sxF
fbWpiloBoMeb4O4ND4MGbaBHvY0nHhI89EJEw0slD2is9kQBuZ3MZYrzNOjO+Qeyoi23NQUym1wJ
egLFDrleJQp0+4cAMxXRXy0p2lfG5MlgwgJ0j1VhGALWf7BcTH5REbH6F0onEGoPHddfiOKEIJek
XXU00D72hL+jIBrzdPApZjdbBNqRA6pAzUQx4rgPDDNtNFngQPQWg8pKgXrhtpADVJYLAxxKBqmd
GqVtDtQzXL7ds8N6W6hfrxJqTEkhKTcE7PMnQgva1EEV/qrG4QZn7Vlh74pcBmrwrJu2+pEvHk+Y
GkVO4b+DBFJteh+NNtoNui9J8kj4OAdsw93WYjo67YIV8+T3LgHvLve4wWfD7cVgpkY3LroyOv4V
E6EPv9PwJ6MC8cayZhpvZUOe6Yk0H9BuUmAebucSkRA2gb5CeSG8JB637FfFfWaS9X2Hlsl2RuR4
Yq5VMzRgfwMMK4mU0c9CglRbyBqxbF75Evru7RCKcVTWmnOrgGZMA2cTHAZ942lFLnlv/WjI1cKs
Dw9udPvB53J3M5HDEtamcFJGw4tR/NJMSity2sMPH+BkmBHXecUBl8jTF6HuC5oAAiBEp9rLt41k
vDGL9mslvd8e3F4Ah84wDF7+bsWnTtTXWxBVuhAMBjJDokRyT/JsFsIkOPbOmCk67szN6No978fV
GS4TU1aMOgWt0a4nONYLWFiyJ4UO6FKTsFQ89MqvGPzPA89/kdoi01b5kZTyAtFDtERZndPVZWav
ZE/jTIB1FEj6uEabaZg0gSL4hrgpzllKVmeT/YBtCXjSgZbfWfrAu90a9P701Qa7WPqRJg+HLWbk
wRSebTCeBVlav+G+50OwQD0TmC+lopbpYuFgGVrUQuy4B2L8dW5TEHvJpk7WjaklS+E8ccZL1Dii
UZX8fimibDDXh8/gSlygForjAMLWWwCt3I1fG6nXNxI4TwjqTRco0LmLAo0IbPuYqBa1BRZPV4A4
/uiu1iMCLmcnuQF4Y2INTogoWpmc4PC5ts0JmymP/Xc8jTRMlykcQhkcQ3JS49c36xCQJS5f2kse
4KdE0UHJpn3aCtMUlJXXqAvXL+nKwn3dmfusYi/7n7YoToYgowNk8gbnzmZGszdtMLhfuMmU+vSf
ts8ybqCab2Xoc2vo79Cybmg+kxaouEjiuxVZjkgx98APeHW78besS5e3porvyptWTn1vxc59SsHG
i0eHrMjqiV35w3OcbVgLOH5XnGM1eVJqZx5+1AKpGtECV9zON9eG1fLxtfBZDZFwGwQZ8sLjdHpJ
PpJXMYOkJ9UCAf5EBoqskV7h7II2yX4psTzCRyzZ2GjahxIhm0cg4vZKh9J0MoWAHe2GJJtrGcK2
4N8d14yLg0fQkh3V7jRFHwRv6xBegrPNkP96ONXAhLqTVlbfsPIo4+VB5REPn0bWChaG7N4c2ncL
+qc9qRHKSCaeJDuf/FHaT4SSF/gTTog5IbWsDoQyu+mAraPKgm5lLcctIajH3clv8a6iasEblEPn
Xk028/W6OB5DHm9YrqcvloOg/RDgGVJPQbgK/kpkyuDly5br2DXOfw5aMUkbxT22Louu86yNlG6/
6RKIlgLePm2uIc2KBo6Plr8vf/o3BTg4+PfxOwXvAB4bTQ1s46F572F4EZkhpDXNEl+iimundgHm
Lyu9S7nETAR/pTs9FEd+UCdxipJyS8fl/Or1B9LsaRgeAKjtxcK6zLA6q+WViKb3smRWkb4Q2plF
1/RqwyJJ8pxh6P/ttmzMI3nX+trrMfTJPJL6YFeb8/Rpaz/23vZYGKxNlxhuS2IUhkKicNNV1r+a
DtoOC4nF8Cp8M+qOHU5chwp3RZp/2Oi8xao5r7JZ3IwjOlnMKh/p6nlYG1cswuQq2e8mKj7vtSnf
lvMQTve37b1d2pUti8Lqv2apzN3xmzweQ7azN5ctHsF9eidxL4HDxHd7OJwapm7nc1iJ1pepBPU1
Xsy1Nr7y0MD200UXEh1dmF+NC7FVZskTn2r000bKzCNZkUiu58gzu2LJCZlltnQUmiXW0gKKMbI+
hoXaBDgMw3TJcYN1dH6YEp3WDAOUZnVGr3T7RJbDHlrYRi5MXiQP4uzUpYM1NOKRVY0w/NY03R4q
YXALYoi6qH6yzMCWVIEh8hgt9MCz8DUaTqvTQCmtfZYv798ecPL51qD1mlND8pVovNl/mxviO/gS
RPj8KXZs2ibMRamyuys4SjlO+kX64+SK2RKJ/jdpcKUVKpHLEAOWH1ZkJA301FAM9D6tIjt1eM/p
ZpmtHxeDvz5/QHakjvXlFjdePbCMXb54mZHDWMYGigp43QX5OBhbgMDJfZ3FLCGte3srqiY4qOo3
wlzBaBgUezLXMrCsz0RjK7cXRtKdXJ8DjARwuLoGzu78uuNFNkwjr+9x2puISbsflaRRzBtsXB+y
3Nrxz/9qkaZbWGoVeLAVBNoU8Ay+SmCZ+D8JEUHGMVZOoqZP/4LFvMC2tZ9g8ED+i4Wg1/M1Fm7a
d5E9lAmrmYFatFX25qbfrtp1GNtWyT2N2yDV6eokXx7J21XsrFODw8TfSG4bES5jxagYxJ+TaAfo
o3pz2BCRTwC0WHcPVpY3PGwDRyPMqjl4t6x9WWVOTfYocLXb8qf9Ffcn4zkPqoXyQo1nxi0llJyT
N684+LE5LyEGS2LDS2DrDbLwCqyafzcKhfr91fcEzAGmGQezjagedViAy22Q5pNdXnZVYWEWLYBQ
q6sEuT9sztDxPSs5T8HIp2HoAFp9RLEw/haHHGHy3uqzZPAviYNNoL19AfKVeXW3wIlMak0KkuNi
gyIZ24LNlqOoHfajAzDVU6gVk4vFVr6uw7aO66GgkEJfdEBhN1qYTTupV/qINkW52n0oQjVrrbeN
byTKwNW9c0sIsF2+ns8lOvHOssLX7KhJkFv4MMpJdB/Jc3eVcEif8EOVauG664TD66Xaff+wizto
rbxxfEdGvftCfafoJNkO2hUcOOJgDnqKNU/Hk0StnTJAxQvm8QTumEIzDns9QbU+TyveoHkRHkKx
rxDKarfl0wV5fDHP8R6wYNprrPkEf/IoOcq5Dxy+Y4aRiom4XSL9wNGZo5aeuqZeZdjJIQVvE2ML
5xVH0f0hqzSOkw+9PNbAF6emXamPC2lk8Uv3Y8j+sFRW5mFS+MIotFdXkXEQmddmfz3UND16Im7R
6iJ6I4/he/NO8UvoHtGSmQGwZNP36wIDOWzTR6u6Dzl9nBSBFnSexEZ2VRrWWB0zjU98NTc/8oN6
PLV4aCVsTqkoCcNrkxNKc6ElhMLE7BY2EvXWlNr05s4ZGWt2DwuQiG07ecpb5aPG43yxUqOcNRmW
PvFRuKRC6sii8y8andFRK6mufJAKKPuSNWpxBk5FiUvHTYrrXPNaI+ZMZllgWMjTO5C3Ll9Q+tK7
zUCgyDJK4OA1KAIPR5WUTqDr0/f3ghRWe98te8NRnMSOhqD4T3pcilT8d8Skd6ladS4UaHZmtnIM
ocIyRe32AibHrlZ2Q5WHXrPfRIUvCBY8MicC2VRW1A9T2EpWJrlKhyxBYnU94759y09j7iOfAZ9/
m75GPjbjWA0JCXrfHAmZfDwEMBBBY0VUfZXUoeEa9waglRxKC0PMfU1tCn396OMCYgg/t2V5eRgS
tydxXZS9GweHDOy8cO8nEHs6zYeIP3+7r69QHZhWwq0FM57OQdD8j7msip9olTdODiluR15tvX7H
7oUJBk2vVOowr1zn/FG4uRvouBGJ995jylmhPm8/8XDRAvfofQSPm3oCODaukmXaRrNy0VojoGC/
zkEa0uhzPQUkc+rj43us29iAwosl913MkEOP+s2lNjMVJhJMGPl1ij1gtiiCcRpIoZG7xdK88WDq
686szq2KP16/HLDnzUTSWO89ezIZpTnN97nqSwCAEA7/HkTuS7mbR9AgO8UXjfro/Ntw3x35LWdp
GYOwHt3RtW1tocgnjnr1ZGGSOWkhY2Bx0KPuIVY+Awih6OxGkkxVlc2mKGxRH1tCDGzO/zLkJZ/s
TtWj44Ua+3u5B50HA/Zg5TOXSe+x2hGRapuYRouh+MId4snn54jHuGVc7qU3Xghje80Vt499jMju
49R/COK37YTMrczE1bN0cvLiGTbxwVJycdDeabr3GmqM4fRcXXIwr9agSjU4VTZwp+wiV2BWiftW
PQgPz+YtdAvvPx2QBiq6/6U5/y30L0SIKzjWB4+PKtnzOjSlO5xgOSFwinKE+5yadKN3hoVODXFE
t6vV7JTvZ1p9YylVoyUQ/RqO3h85SleWUp4vUi/R/AylIDvGv2ZUeTOA6O/vxeCYtSNktx2zNpJS
uG7uYIvGmfZOvLxHU5CEhnvuExHA611CFO++0eTUN1uVcpwn/MNd897pURSYuhaXgFIyadwMCCgW
7vA5dFlqGXoFOJw0T5QJdi8UvJR7hpqWJ6b4NZNzxIsDHnmpoW/uQtMx4M4brXvzdXzEeB1L/JCC
LAJR5kRTPuzGBtkan+zNjsL4Xq5NgazhOb65QoHBNQvma+CmWVnq1Y2EeklGuoLKJfljvd/SeWZC
c5rGPYsIq3l0lOMJN3EcsFkkbVIiF3oLo2+8qH9le2sIOeqE1EuTS2wd0jDNBvn5NZs/mV5YspB3
J04M7DpDP84NQSOFEb4a0ynLVqtK/6BzlKfAtlTg6BWshhXR4BWlIvyl3Baa+VU0xTXssK0S723Q
nXst89lBsqeWdl/VaVUYXLAErb1LuKuO6hnBqy7PPNXfSNsaQ3VYDRpgb2Q6hu54MH+o97doCHe0
pMSumvLI86hKbCTDlJNo2si81wS1jMOoZ5c+AI07Km5piMtn9QJsrcB0bxp4eKsM7+7XCiDL7Psl
B7tYb1EzXZK91btWgYrPpkal2rRgj3lu5QQcrGZECu5k55QChfwJL31ylDY+St6oM6taZURXZrzR
3Kiq6FwSIHQnjqX/JMS7pxXWzhIC9HRj+z/+KSX/Rfr6bSpiSYMRSOl0ZBwZE9jsiLtj+ndZRwjP
Gds2GABowBiJicoykOMNfOlEqu+Nlixq0hab23d2jSTrC9vVBGUVpOU+fUXxSJI+R/LfkTmp2BZ0
6TQ87hnsyeMcKnMNctK5i/ojuVoYLx7oozoWPWxdvrjYx0+fDgnQoZv5wYUtAKNnNFGRW2C/7G8u
18ZmQ65HZXrSn85aBFjjynO+tsI4ROKUtKROHiT0qSwV9RonMlJeZmzfCzq7eJyE9Bi4B0bgkpK3
1U7pFrsYvm1Nc+JtT7yhgDBPd6I9KSK1JIYJwL+AP/7caCHc40EiejK7JvOL3hqxez5NJXpKIiXT
/1kZgOOD9ZCAnHHfb/0/EXiKTMZaRX8NGM5VHLqMk5b7ypDz8HkaiTsnpeN1SfJ6fBx5kbv2hRGu
BTLbSBI2dFQm8q7ok1FTr0o/1wvmxjrU4jmDcKlI7mxw0MYvU9KWZ68vgybJo9iEfI/N1vyhVUlP
O3KgA1MbeSUqqy7hLHqIoufYw3uIfcRNDQZa4jWIuVlRnB9Gqj29wlKQPGyc8rhZvxpgpUKA0jA/
RtI17oRjK6ubPgxblrLPfQMWJ0IOfZLdS1FLZ2wvoNAD7ch+eludJBRfuDu61ABzFOaQ4aEBQw8f
2GhGL7v1Yj0/4bY4RH2OfkpWHe1SmXR99rSZxw5JEJ2i+D935or55o8HJNctlCwnblDBrkd1TD4a
LO8nDgNiE01utxSNYS5/F+QvFoKn54t2oIbjzdokOurWmuMJeunhieivWJhkNEHr6Fgs9VXTr+75
ED003Air1gD2ktvo/7EyN1vjPqc/YVn7xHIF0041/2tPlfyLRd4Jpvv0ZfC8wRsXiV9D+Kay7rmq
i0ea1kqfjfjZzylCebIgyPIwlOGNgwFzx7PzS7OOoKG4nx2zOiEZRTu1YTMATKsw+qs1pK9PeNQe
XCV4gI1vjgiUDlSc5CdAr1AawNlXxE/FIvLcPn5edQl+vlTTamC3Z0wt7hcgTERm0abRex47joeE
NzBtgSA81UaJFqrsP6oT+vDOw47X/iDXzFYOwdmrVae5HScIbe5iPbdHxHuZXPoV8FcoQGF1n9DD
U4vVY8vkFYfntbXvWoaJjRsQCx7WV9PL1/Z0cVCJsOJxdNgTBMz0WSWqW+o6fad9irMKRkj5+3Bn
N127Hlxi5ld2t9rctB7juwnDTFbg8yIwZnnTO8qH4/izatUZKciB2Tn7PY25qGrAgAFyAz09DDkH
2/ZdgXbNyay/rj+5PMfmYiMruLzrYgHwNhVv8xh+fkD9DDTwPgSyfBx0N9XlQAKZSvhV5EDX+m2j
5OTGpLcrYdFKl03Vgh7ahFuIfLOAaahVg8pLoWwMgJ369Q/+++QJqzbqe+gymdLOKmuoxv/6w2/y
PCFAYHimKcrPPXNgGpnXuL4NiBQ86xZUVO35/HUmRU/iQhlMxnBXW0Mi6N8LVskjI7Ao6PdNCNyy
T4zu/h3b9pdEga2pP17NnKb5Ajq4UDgvFetfBeBc31mjGE4JvbUexulLvbKEie0nbFRapLB8IeL9
X+IHhE8oDy9/2ZqAmCbIihxqpL4SPu9cd+AL5VPo4xA1gUIAE8fEcknMoQ16pj+I0MrUZAVyqE+n
f+bmCfPGBLFR0RBWWV6UdXV4brYCOXfmYo5iGksSGrZUAqUn0eX1n6c4JfM93KUvxcsUKiqVKerl
4C+04grs6KIFS3mVdxZfL6Y+TTmNsipUBU/i7ZYXMWvn2EKBZUgFFSb37GEKVkYUZRv82jXZy2c0
bDsfJxqD6w+BsaqIcoi8Zeu9AZn1CYUXPT5+ruUdHO9IC2JbaoDiz15Rsy8VMywpHu4cEUxRLwXU
TgaxE0a8OIzsNMv+Zqb59MQDaTPAPTD+GAd77NmJxskVDG2gW/MoxATCtEXigZc2QnVcr8VGukOS
jZOQK5E7K2EtuDXn2uomInXTPfnF+E4RkxR+62EtQRO64LQTTJ9mEPVqEim6UsIRbIzG+ZgDGJCl
1MbNKyn3ZwNLb+X9AEY0Ksbe+8+Pn+t0Y+SHiHGPmYSUbrHK31rqaf1S4WM/aEK2JRYybjpFSeRS
lJfwcevNnH+LXsnHTJ4b0g7PTbI7mLJJ8JZTw3IWHPzkRiM480+hzbcveTCHQp2VOz0j1eAaxyXa
kZN7sGZuHQzNBph68PwFUIERYu7V+/rQ2TnidWXXZK9Rh99nAtI6J+AEjSYQxyBfHQNVTwuMyJEx
Z4Qch0/1YoZeE4yg5jdj3WRipY8J5eyv7/lW//5N1U+7ZEltOOQpgXbcOSAWMuYl+5NIToG7RoIX
YZ98QKWkfF5UcrtUM2W90Dwf5ZOcmip8EjAGGBPZ1wWnLslFIm7khVO0Wc/q6rVGUbTSm0I211Sv
potD0tIleJz5SCjfN2KgF579Lm92AziY3E5hOwjnF9yNK5T76kloDUPJ8r0VWInttuyMdod+SBpZ
kHgMsLwDfkLzTEAak3HW/EkiLH3wEinCr8Cz9w7oZRPWChV+MgCZPFrhGv5VAMxj0bDBJSoMGewp
XGbBSlpwT1Hl8TCpALSrYVNSs8nDq7jfGssbUv520FDxsNuHBKtNTS+1ekEIkCUJYOHet1onejYj
KsIFcMcnO9Ret8UeSeGvBd+3roexPoZ4Qs2R0s7HxVb+ZbOH/tDigDd4nyWEt0naQ8c9uUQOK2Tm
U+M0zOVtJ9zez9ApA86+3gICIYSwF8NhEljN5cyca8uu75jdOM/Wk5+C9e7JAklyjUOc4DFx/Obp
mNBz54PmzGMLtrtj9p44kMh2Zq8VqHpC692JIQfdIK17xeE7TVuPhLneM5Q0u6ZWO3WJKApR9/tW
HyVY7eg7tp7NJzR+HcR03KLzikPP34IIN17AsSeO5Mdl7EeMkg9Ur2mvNCnlhz/GvMUsb7ANCuQk
kHtrumcAJpnRtIdZlQVctS0WL0nli2h5RLc7PAMx3UYtb6kCNUxiknsuRvz+qf2RbIY+z+rQb2/2
wHsBm0d1YCd5YLLloGEfW/JBx+tLWeImZWUMD3RY21dCKI6kItyDIGm9AkTHGRLP6QOVyg/VmhUy
K9yAExGPHkRCmlQ8jF4DU/PdcnkCVuUUYPKiUJtAIUK60/zx2Yl7Dn3AC7DnYwbEgeh440IRjh60
ke4Z7+WJfvq2z7s8jqVNRutYAGd5ojed5Fycz7FmCiiIj9tyXS1njcHOquurg8DTcDhjTnjGHbbE
N+TU5BIGnpx2MNQfXvW1xhFbW0zi4Dr6A4H6ZD4hA5D4Qizuice3jPekloi6winQMdulV+rLV5rr
4XnNg3Hh2Fj8loAGUrKjnZ7I99v14Fwk6n8+X/I+wmhWr62SRkZDx3v9x2GRtx6Qg4KPn4Yobvst
iHt2sYnjMRFypu7aM4FTWku6g/MYFADU8O36UD51igAQwzJOZKq2q23kyHtSNA10CEY55x1V7NfK
VHVDksYsvSDKpiI2IOPvkiapDoI+JpESAp1+scj80yFke2hZU3TnrzJMG9Yt2O34ZnKlcsJYdfl+
YWC6X2E+6sHCA/o6Iewe1m6NXTssUGzG58DsPoeqWGC7INbOiG0jtFfwqqcfYAB1OZ8VFf0SmNvf
1s5tnij4a+HbgZg9LkUwqCAyef+lDjqdJsyjPYrdZ+GOSV9g2X8K9hCvyLU6QI87eW7DO3Va3+N9
pzTEcIpRz2Z1sNEav8sKNB5h1svNzk1U15MOx4VbPI3MwY4pJ8dN0jcHLYYHW2z5VwRWy7Pm66rU
EG3vQvUpeWqVwCBV3Woj3hkGb3s6fDdQmqlLd+S5xaPnyq80dtPKDk4pOgfeq4X/Gh4fcmTZQoBu
R8OThjLfXnG+WZK052ZnM2A+/0N9161otNODsA7PmIdWEo7d9cgQhjWHs0a6joDFFQ/JIM3KGc12
keEdt0gAIQIsAfIApt3Lm6n68g2EKgwmcy+DyS+7dPtGtq2GGF0Xb0iyBGrvkTg1KWRUhy46V9lu
EMqa6QONG6EZmZhiMo796PqKaY0qxP//UAKCmj0lfSmrQXRF4yWj9F0YYrxAsZjGvcjawEUZX3HX
ashRG2cKpt7Ilvjd6/38R34zHr/8ZpmKbT6Ygzt4tGE59XpCsr3FvFuMGNvou9NHVFN28NlTebgA
BHWaHuYg6bUEHeNA5gzKKgg+fhqV5MTUipw4giU/XmXlSk1IUf6p28NGaXnGPbANzzEc4NtX3WTQ
hXV3KOuMfk79Oc7uGsjcBMdwDz7rmvzN0wlJj7UnTF67GamWoj3ODOuq4rRrjxctA3p3Kd8ZHX4q
VB30RbOPnjQfXTMzRw+wt0jngFYBTfEv9qGnreWnQxSbx4cjD95gUXm6iSU6iKzlD40zdc74SNUF
XlGpigq+sig4nHR4Nc26odM4xNeE4FEcfChTem1YGpkynN0e/HozlZ5QSuYhw5NwLekrv6dvkdo1
TtoMl4+78pCuCj6BgIEtt2GgtZ89NBwlPMGhFzuOzshrk5BPoROFIcbxlWtHPQGXmC6FEgP2mwsy
vgYl88yK6JzHydfuzMy3uX8RGmjRA27by6XFKYMbbxml+g5jKfONILC37YmvQQO+T71K/Xnx6C2N
SvetesG6W5TBMvFcPsFO2W9mjdse6EGYRz+GHtG+9/Rj5BNpBpsOQRwkIXBi3cNxNnR4V2+CkQoM
JmAxLl9tnbYjnFd+fBtpO6Jgzhnn4VdHEHYLOvVSMo23mFTXJtvUtsUtJNJYqLYaGVE+wuG/2+gs
10L5ovuZcBpe83JLV9y+BxoGtq7Z1XkBEsUk0Njzj5XVZOqepfUTv7Fi6EGF/RWlaH/6ruM7dglB
p5Ub3RFVB/AysuJncG4OPWalKFY/hH2T+blQfONtcMOC2mVBkQ2DfBOVbE+a4XbSp4kHOZJvoumB
DRSwYJ1yqKRDLtKlM7/+5S/tKIqG4C86FXNO3GVY/OfcIBnQI2fG8Fbtg3F+3HEMqNZhuPlBHQ2a
KFj1CF2fdpqQ/tYPfdejvYgf8dV+CZrc48ueK3MuPxMe/7lyiI6rKqrtloUwkOm0EV/g9IPjayN5
CFxV25NJSVmdrXxwouBKJ3SLtdfGo61pgAf+HOpvl4Hw6vUEWXZmDptxr8zuUcVYPeN9z+zbDbRh
evB5oXXadmdSW9fiR6+TkqIfZnKBY2nomrkObjmSrFW1i1t5VCJaUMvUkwngYp8zCtAwzrDj0nTx
PbuyHueOVpZVBVa1epxVxDusTVf480fE10QtSYVYtXynklNIGzwyheaNkm2OAEtgpcDh1JFti9eX
1NrW1uxCEI4yFuX4OGwho2Yiw+L+vPaWTy/eLW0t7r4XOkgC0mK/ZHKrGq9KVi6l8IPOKqhkvU/O
gs2xoSI3njHAQGIQ4y1ajygZ0SPyT3LnS+tkqhatLZvoch2K/lCfbejBwsb7GmfgAaFEAVS9IWFL
btuOP4OMu+Ov3lECWAcSgYgM72IXVVLcU/KAp3faJi/UTR7sR9gRoBXybnV0EPaalHtlvVZpVJPk
dqu1JY4oYED5z+zq3a7Z5G0MnCveGVcDO+9J70FH0gn+Tey1SaMUoBSxl1h1xZnAwfAqC8aDIm2U
E1DzsHIsKOX5oC7NOaEn/UZ91WyONIMt6gK4hBZfMJf/WVWeJH/7vzXWRjy9iRpJovQvdv29iABZ
Se2xR0AS51rjGnDWaD7LX7Lr9sVj9+FmjJwatftYV0bJQMDDobO9W5pKXwVsuNstqkju5Yu7Aj67
XD5qkSOvwIp0TvsO6vfJyw0TcXH4jpUveSP6c09AqwCRbtSkGyGLiRI2XLi6OoeCkmN46h/pGhR+
LWO5bHCirL+9lJITHZPrvXO8hIz172sO+Wz2WwxtoSWlYSmJN6+gwvjS/bgL+U0rkqK8FhVm4+M4
K2HGgh0QJfeNBTvKZstA9pmMcQy2Qe2prMpnYP7YtjBZO0XHVV4CSvvFeUV1xADFGOw47A524OyA
R4cUfSxGrb0WdFVjZWF3aALirL2Yrbyb6l/4un7vTeTK9fE3gwvEXETZNy3ToI6mS8SR1qtgKpKr
+bOfl/PRq0wZ1xHVKspx18JBbbEL7GdDPi2u6eD2sJx6S0YOSpuDINajGrtMterSE4yGVdm0p+GI
OA7m3I32/xww7XLVt/buNvFicR+G2ichDEISQTvvmu+dD8o7vm1efCGIJ/QKnyOMOKi2A50AmCVM
9olMdRcFscjbh0ECvfVZYRziVNRECtW3Oz2nJLPxg5BVXoGR8j8L1Ud4yYFgk6r8jpcd+zMlmQe9
s3YJ2Ak3xBpeXcHY3TlFYK5KPoPhEWRbisLW7q3/M+LP+p+vAU5oMarf4y7wegBm3fFG2RpoKTvo
V8FbGLMw1qDr8iI5KrhSxRRBPWGP6aqjKc/5wPQGkT0esNFQ8vePhN8RP+/j93xoHnep4edaOHAp
aaibuxw6BJkzKTlDry/LvjHJUqWeM+++T9KMzTVz+nIwnHwW3PIejSVleA+eabebpW/oJZeDMTkr
+0GUBXXalo8VVprIMJZA+ediuBYrp8TJkwEYjkS2sSiKlR71bZzmqno3ygzscJ87GsU6llU72jLB
qsFVF389nGoNfKnmoPEUGJyKIsgeauEuf1Rl4AO1a0L8ZuhbsXA839IRD384NKL+Kyx5wJ+BQs8c
nT5ihE5BL0CNLbxHMtYwkdgJ05vhd7Egj6sR4Q74N51X++wmCQPuOvnLBh4RCKN4ANMNm1tbeQrj
g6N+Gbv0DTw04TndK7VG9gb7wxfHRwrjpBodf3PWf5X8ZMIVtGKN1fR+EUEGg+CDv2bNDV9Gkil4
w8BIjHbbo6yVZDx80oG3el2N1SyyU+E0SYTObifDhkaohYg/XGN1GllTw1wZ0Fh75jv07Et94+Wu
1NaLmiwn0n9Vrl1i/FKIpDyg0HpTZe0LauDQA6UJcDoz1BgIBAZBn+p5ogciH5Agw6qIMWoF8Thi
gviqMfhO4RJoRAePyKP8TVj9XfG71w7F0ygsVBRmDvZsQ+eiyUJarOXrELSRInkOcu+yDsFSqEyl
yA6ukseVajBEmfTVlpIARxDfqxapYg+v8qw8ZG3e47FlvV6XOUsedcdobDluRoCaMNfHXjlfSoa/
hXIXT4rkBo371fH1/Bi3XCkesKeAn/ytxas+2YGpE3lKVOl7U7RZHYKx+lk1LHYsqQ72Uf7tBLF3
meyds0XZGC9DMhFdxfDQutFtfknYUU1aWC/epE/kJvAM7C8JkMsCUW31nOLQ6IcZoSNweRWhaxxv
KxN1z83yBpk6NPZcajYYOeYHHbqOoIb+ak4sjk0Iao6ruqSUHagVSV+mb6j7tPWpQfRIXnsWQthD
zeU32ZcHyf0Uru8RFMVoQh21t9C+P/pMwm6cksWkBXNCvAU20pdtorNfbne7AnBTed0vX/5/pnsr
UI/CR1S5Ecw7O9ujvxjCHCCqPJ2L3eZhlkIyVjDd/BA0YZ5xc0MchJ6vbXTIqT1rWYktilKgGaP8
iFVDf2QEo3w4hPgyxYX7EYuhbtMMG3YtS5VxW37Jvoq1F/FpLa0ncLwlr5VQJc8PqFtgNwcEzmLP
yo3HsMGjOvlaO/l9e81JUHEmPvZUnvc32oOZJo66egBpgQ1h1WsyJ7rMbTse8xLshy1j0uhW0XvL
hZ2EsqHrrAAdPobhTWirtCCelspI2OhODckCjOi25HKPTn9Id+npQkS3HCI04svbWFAY3te69A4U
8bJGnl5V7HUULtpaxxSLkKSEu1mhNIzljdE97uHPoe5WF++7aNToeyoSATtn0TBBY+Ksjfanmxyg
njmOxGsGyFF4UeuxFG90bHZB/tpvXzu6EO80CTD/gDLVeyPGnEtiEHZJ4vqdrPKheKlBCDYO8rvY
TxvApJniMHOgDZFAb0p5GCShZXkygedjMgW+vizq3gjBlSATN3iyIVivVbnU3BJnrrSuDArQ0Bit
gtEnzErhI/Aa7mxDxIGgW5lBxjjqLP8CXFJl8e9dmdLRsnyEOMdqp7MQ755Nm5iNQoykOeyRjB3G
PKLnLhdCzer6nv02ujX/KeqThZKfEZCbj/anPMfE2ZMs1AoyKCxLNHNl74/nMz9W5sPRQ7kVyXol
CLEeRxHlU1NaKZ+GIfhw0WQcYQNDk0PTbYd6YxNtp0qdmVzC1hXsoFMdaV9c5cqILKWLt13c+9d5
ySN5WKBP3a4mxzOqfUc9Lv7l+r5Y6KqtKlrSNLqhfk0vdy7MSkqbcbJL09o/k+fisu+qIM6Zr4Ld
Q8TuH75aVobszT9yhkIqi8c5xhDGvoQ14nTwrO7VJXDJpTbvBveMZmFVAwJgWlpQtccjHF18F8jY
jK2S2zXeOtoFnNVRFTL+ya4bbLaa74UUsRZyciZqX7f9OTtC8h1SW36RTnzeg8n56p4a33RN0aoI
oShnHbx4RIM/RCIuh6+yGQs2aHXNwl8YEDKwYuzdAbtn4IgY6Sq1/UsnpEybV7CclRh0FRWFIigA
So4+VZQKpZEcEppdurV3sMqHNzAk2UAiWrFBg9AG3pGPoVGGxi5zhFMwU3T0M/jbqS21pX924daO
myYlqalq274ntZyTEGEZkKwKfx3WKmVT4W5BaOWXSSk4+lmQ2PaV8E0nzk27uXKMrfYBd7BW/c/y
yhx0ppEswBjDP9kVNeX/LNchSPAAJafgR44UKLFimJnqR9fKgahn5q+8pVA3YyPDow3IXZRdxsV3
wiy+upLGH81B1lyRgxttsEnXOOmEzrPN5JhzuxX3fWbAcP1NSbgb8wKG+FxryBPOYe3SCZT7TJav
t9viMRlvcI4M9LGDp1UwWBPmAplnMbDfhQ6jGzH9mhtYwpoHnVDoGHb5poOpknqsYw6PcGwjbjsX
zdaMieiSokRQxoK245P/ID7ySU5SOzigRK7ilYMXTq+0Sxy5AoAP6VvEWmqE2DqV9b2u61WT6yHL
AIenM9qcjspOrR00sLxMtjz1sF3W+K8dm84AVS6W4bQGZGZXTNei/itY9MvoEuHRAkO07cIb2RhD
wnCQp3Z8SGXhfwnImlCXm8VHNj3R0tedLrD26ii1eA0YM1ODoaoOzdPtA/0tMIkx+PX8t8DIxXI3
+Y+ICLRlxNT/KuWJXZzVTRwJ7GufOJm7eUO5biCBSPjf8S0uqkNGceBoLNirejq8I/9UraQhCWEb
Gcpan2cZmBTyhFiRfjDpOZbuHqB2kipyym0Q9TDJKv+UBqM2muj0A/Ael2Mryt2SNkBvtbcn+DCa
N8FvYK42p4qZ16jYpJMwc+O86V8bb8J3pDM1gTX8aykzVrLmrVtNy5IXra6emwYWdKsRFg+sQpQr
zfA7ydjdlz9ew8MEhv1Eeo9kJN7hYtxO/5iZWBI2RXdq+P3Hf8LZ9kb9Bsyn/cHQyw7wW9k8FmuW
O2ulCv51weEEqsQnMsZVxxPuy0c0nDCeRYUiyuJ1y2mPiiwqQymS2MBHMYKLaE4nP6TSOgIvBNom
20cxqbPBUAIpWkptvxljzWjD/P4UrbecGU110ssV+xweeKG7VdoVe2lHcCUYFepi1JNXbErbN4lR
Y+HiCfpC9N9L0kGUl85F/8glatmPRpmwKWyMiiXdPY2Pv5qcQXYUqj+bGfyA3lqpGO8lLJQYxadm
3IVYfWS8rTwpZ1g4vE3DD38D42UgNPz3/vnFvSAEMNeVXiAG4oFbjbmhQvTePTwhXUTvcJU9OJuw
tWlAGhy1van3yMCJ7MJTmcbxg62gbqJROY/gHiY/4HXExVnY9s9NzA1npefnJPY8ShJSo7Sdo8KG
SmAeoe8GGAbleJBdqLHfvs0ZwHJVI7wrSckRaBioyi1WjkoaKKPv+RoMMdrGP/zKk1CQCcRng0As
mBpv9PajPP6NK4LTdba0Af4kPRme0NDFsoidcGucB2vLoC5L5c/ltucnw6OYmW5FpD1STE3QGISj
Vv8NKfFn0fY/giix46b+w2qQIdDjTvADG0SK6I/I4xeeds17pGCTTBNvd7nTL2lHjvcx2xmhjCyu
MC/9gN6AJSUCirHIgp6ylQR4uXktpjmQORF1UXmkmdzT+98EHJtbYD0k2+nrHabJHDd6OLH4e68p
YXc8/UmagFMi07vASyrUD1QGj7wVFkdzl2+FuQbVDwyNGdS93jL85c8AINeg8YWq+P1/KVlsFc51
Z73R/5Z9GrVDz445P331KjxhUpdNSK1Io5Q3Oz7hY/7GaXlub8dii/17ZY8GUavUJNI85O0uVMM1
Z564oJzX9/p9RZSdO477wFdiHQMpOIkwjLh+J0iuoGNmkm9gAt7icn085OqqB9ksqQipnj0lpQeH
dcHhwrQBfIHBPAGeTU3UQQ/UovTewKw2B/fJi5LqGukJOS2R0eXnNQbUBK8Vl0mZDXWMbH+dCVY2
5xbmOCBtC9JxwMHB/h5GrE1wTUIEXF+rfaX8EuYr+nfwVt1zzS2yBYgBwfdGz1d1iR4MnPjtB58h
BAzW7vPuzWMt9GNdJBll5Y1zkbYfAU/lpW1bHd+dYRBXPj7wBVv+9kujrCdMaL/w+gccIjR7Mrbz
ZWDQoj+ktNzy/S70sr9kFBUm/odYAjD+MRukom3wJ3A45YsXpIx0DKUbAO7QvStoNke6AfUjpE5C
eaMJjzx+rEiQ61DD3r1lYAbkq+vQSQGObgv0h/ylo6X1qarlWJqqO3w9puZIql6EtP53HAE3lEsO
H+qebRbHXQqh6RTtgKgCcgXrPdrMn91Idx6NCgnH470P28SLEhhlVcXoVX/TRi9RWacdtWdm/rr3
7jtOIOV7GZUwsHU5ljXMF9c7p7ayrLqB/WF8phnNTOpfdMXfMy8SuOzRvxGspI1q8MlklfaCs0b/
iw9x4fbUimsRegH7AyQNF8egNvfQUlFxOHdRwV62Fxkr8Rh4ogXZ/7eQa3lIQcJxHMbDcZ4LJeW1
Izki/16VShJZKzblhybpu7Ko2zTrlR9bdVcQwZ6Jyslg1AKhWSr42vC6u+ZKHw4Guei43lFM6Z0S
MfMH+YFA+vaC5BqTI6ov6sUhJ3T0pxdqQUfIZNlGJ/xyG0qqoMv5AXqCR7stqoX6nC0hp5ADX4R5
Ku+2zcTzsO1r5enKaYuKQ4eozt4kBb56yoNmj8a8W4WCIooX+QL6V3cX5A7YljHgMNdWJG3pY8h3
UO7/skGy1h/if3h5cQNX1y1y48CVchPJRaeM3cbqf2GXqEeIYhL/0FcbLChCHpAk9wf+NLpGy56A
QEn0gfb52EMcd21RqubQ0GYP85sIwrJiqnjsxm5wDoI9+9i5Pvn2IfC45IdhPcQjFe4v/QFs+uZP
Hvy1z+kZ4ocQTxhZG3rRtuLYq0UbAKOQy/+bNk7ZbCf0zQnb7Rd3ci1GJQs4lq7YCEgYYrWA0og1
8bNZGWha5NulwUNEneA5YJ/jWfC49lL1wxe71PaCt1VifB3RvI6lsBTFZ33+6WcjmKE0hI+tIfwo
MvsQ6Q7wBfB0WIj17nvagXZVf19lfZls74KS9S9Qq3goMuLLMQMk8Wpx3z0bTEOYNrWObWoQ/a4V
nXQYhkWnIBfMVxMOs+2obvwc7o3VhBY4RX7GbEGM0aCUWG6faDoRYZYEKjBHqaeWxhPIhIBwhuoy
q2kDCfR233qxlGokYCFzZRjTfSJR++KdcdOV3j9UFBZQfcNsbuWmu7HUX/qNTW6ifpbfgOpZeP3T
K/umh/T16RLzyKKcicIL/jynyrfQDeo/w8Ogib5Pcu+suU0WTeeZCuuSBEOcnLUA64w8rRcEVbk/
qFAiOkZbRN1V1diUVuglMVVglaFcKKayQwcoaorB4KkoQikIy+19Tun8wSjU3ZFi1LohOLwTbVtg
9iMW6JWaLbZ3kJDmUE0WNHd4jKzTQCRx94BeywgoV/k3Dc/antat431OwFSxvjvOGs2ip98SJ660
ZSvEC7XehFgXsNI+lAgz3y3y/047s+3yuIvrd42BYoyBtbv0wuI5o+AeLRQXLoBtzAOZ19qYql7g
5ZTfOKNI6TFBjR8MCRXd9ew/dF6m3210s/ixa7IwlK/vPzin0G9Y7Yl2JcMITL1WPRtE5Cpv/Dcn
tQ+JTKaS7AOxlDCTVkN2Avs5HHkc3EnkoDwPrFueG0KGmFSRVQSNx2uHIA/lyuYd+uKt99MggyIf
OhdmgTYbbuBXc0KZtQFobfHKvqhQpj6PQi1Pet0gnnCqfGVQkRiuaNP5AanM7+UR1DmrZnFdX/nN
eFmLPgm71wOQXW5IXtdd/gaCSgWsZlAe5OUAVlw5u9maVRepApzelGy+lQz2iTrvhsF0jgotXsVE
z/vW6NhacpCE6ws0t0TIiY5MKJ2mBJyoV8rI/TYy2pxWjd27kBIXp+hl7UNFmtDxpYcXFCRIOPT6
6+rE1UWLRog4Br3zdFL0jWg3dhDE9HpsYkVCiRZF1TvG+Pkhz9jZ0jT4whmqAVQ3/927Am22zOfW
jjUX3W7SvESoAyf0/Yx00J6nUX09yaBOvqPsLGVnBWSW7YrwegAffR+t4AbVufaxwi//BhiLzsT0
Frog4lPO2vblS+lzK6j+v/G5U7P4iUaZWHvDvUtHmreys/px+F6pvseW4DabxzdBU9nzJBhd8omX
oJK8QrgmXq+zinhkidBdtjESJ0Ys+J4oOwSZZ6aZl86MemdP+ZfM/96fhzd8zpN0JC4OWpaJjjwL
rA8lclfRtvrD4mI+i6tRhCDz6CJ5bBC0BbBz2YgZBdbqWdg71ojYzW2CaHTeTiNEqRWGonewU3FE
VEI20HxrgEPip3SzqHbcyh6gCU085qa75O3Zu00e5OsaR7lFI4K8/lohsEM+D8assupdTkm5LIAb
SWMW/k2C3oN6vfYRWgJ41Tq+oP78CkfIcrB8ECkOvchVM2WVaV/nBcCJs6btmSEkpLQaY+ntiBXp
k90dgI4Jpbc89/kEDpQXMKF+xY+UEpyN+8rzyf9jI90+aBtWvuZd2WRECjKIRhV6veqJjQ+f2nh0
6T3bggkr9RBJf2i43zH/B4w/e9wvqa3qOGRoHEKfZxgFrI1VyvJ0crq9RIgeY0TqwjCYwDUqbB6A
5uwu/7jJrsSdjMzJFyZU73YboEFgsbyZqJwqt6gluGgKqNO165MJ7tVFCd62ryoa9hCb2PQsEakC
T90WP8idH5Z7b/miwhQ4k3/gPA8WYzcF8zSVix1QPoy0dUIlNTLxA/Vu7xI4CIDK46UoxxzYnNTg
6FWB6zeQE94gGgBp4wW6bAn9tc8cqIFJf9fmJYUW3q9azWDTpr85QHkAXFKaJbZ6EUF5o+C8riSN
Sza8DN1xNN8/LlvtFbURPzl9t8GBzUCHwpGwax1d/3/+w9D/zpp0ZRuJSd479qq0TLmz2nirmq7c
V6D8xzz24Ag4t4hLdEd32VWXVbgoy2P21iUKPhF/9rqr8a3uqpm4+wEqcsl81Il3EpztOI7Mx4Yz
8wbVqnkFeeHJ776pZ43N75aT07l1vXsunlRKCnSO4wCuJWbXCAT1o9WMLKDSX18auH1DDdNPByKs
nWSyl9HOmrpeR6+UJSvB/V+QHRIdUktaHfQv5akYDJEqbKUkooo8fkzR3AoJofk06kNk1cGSkot6
0zT3lqK15Jm0ta4xJrCTd8r6LQm8pGR64ldXQNoJaXH7hwbA9XxtG1BVoUVmn3cRFXvEZIMdwrTV
9FrZRPvNeWUdeFR+Kz4sbni8d7QXkHMa6R3NusXZ5Z+Y3Ptn2FqHE9g1+MQs5uBHBkmCyXEOKTpw
i3mNrcmtQ/uo0gdmgdGUbBK05Kkc/pOARQf6tvjICJI8IGMPC9EIfov6a5iy7lYIjM8B77eF/XNr
Tt8VvA7EAMu6DascjftXv0to2pOq/JtLv67IbQz3QR2HPq0HGOIqMH4CZdJA7sDru3N8kCXVHc6H
MLDHmZBVbAk1Zno0UYQGM7RwW9YkTgDKRzQ+4L2J4vIaTVyGVvYBhsBFGeYIg+3YkvFAbUZ+ZPfo
/nAWxdguKXGm9D8dGHXO0H/2WSnJ078DwuYne9/kQ+sV+l/4orqaHfIpccKfXTAELF3s+uUPjz8j
57l2NaVn9/mAY/WiQ6VX98DGMPHdZs97hGO8MDP7SGFg9TZjVLiVfaUNRzZC3rdhPersClnA173x
IoB8SW1b4Dk3GxDbd+R58tRlWC/KrWXYR5pHKgvGS8n5vkDxG4I05DRWGj0YgIdLtJ0vp/JQv9dn
2Xsv8r0ui/10bZOI0jcqRh99WJAJmvu+MjFnRaw1TOQIwCQmcKeblbqjzAoV7mlJwFRhnVI8Wv89
Qtwnl3SfKP06il4mijycumgRr61Op+gAy9NN5uVxJi4VEhDntNiLJqvrTaQwXiHLwMtyPQj3uO1V
1JCbq3duALNKBKXGfMjsDEzZK5CNGfvLCZPht6ZDXa1jgffHiaQCwTev9ZHvHIK5Tx1dpyyI/36i
cG+agfbgLNwYsPVTL8NbXP8CsfCGnRp8bgnAOdVSJL01yyJWYRpG55x+jkJ5w7qqbX5FZhFHfQOi
fIXm7AVaWD/KEVAFIMcnp6vsmMEE1dnFXlJW54BBwcgBxf3TfsMA2DJcUJwF3INdSa4eeDHiwoaD
1HX2pGplvLeWlbVKRR7ZkGD6oS+GlT8lJ4y1MrniA6X2vMEj8iZwnTqDRWQDOJwTX1lPWJ6yTpLP
TkHM6h2mqHRaLPEpvgLXGpxf1iG8me6kA2NOr2HdkLvw+xHNQlVgF9J8gVeYRnq6H7qgORduknWM
/TjaLnStMA99fRClLSoZTdD8ibBGBc2CRRsNgcEqLaUnKs1QoyJ5CTcjgVy4hhy+TFAmudTQ/RT+
fdJTYT0x0LFvPLB7Vyc0GauqWG8/UVoy6XuTbdGwNvti8hVQGmEF3w6NLTqE/osgR7YfGOSEG770
96tdPdpAXMm3ZQ8ApQwCdbBOoWtzWqaSKt3UYrYGxvkJRlU63wMD9e387AO102/afyY6tpFfLL7q
2oplbr3xz0XO9JB0fmshPx/2frL5arTlBMgIbjsTz5OR/UvWlEMqF0RSaiI9h7XvMUhUuW3kGHbk
jdlEhSMpfUXr+zT6+jNOAKcR2Lg9cAgcp21QZRXhAQB/hbKIRzsGpbhXiLd5ZSxfZtczEcEOEjEh
+keqFQ1Z7vqqTfhaiRIYw7vxLkj8I0AqvtU0mK+dBZwqTsHonUz8a2tmtWkTmi3RPTILdcYgFW1I
jSvIPwDU57pRkHVdD4ISqJAr7AL+wmkBqrIgTWw1kjdsZ9bk+JJSEHHftZWI2OVS55u3eqVNatQJ
oPyC7AiwM+qCgOe4ZfKg5XS+teD29lHM3dEWEj/bqxLZvb9TPhh0ww0kfG3M1Iko3S2HbH6DM2Lb
gmlDEyNVRLRRzWjJowtv6jNKzIJOOWE1nfv7Uy8ELJEHIwNuEHVEav3WMpflusn27REXQHnX0S1r
ZUrLTpBPFQI46Ol8p3m/cDjZLYM8wqxmCdYUr9rcc9ibYrmwbruw+VC3bQZlzsjwzXZog+edccaA
/oqdg+DTWH4ETLd5EnN8jgbQR/CRHjZ+q7BFFHHtPezFZnc+pV7Mv6odz6vOKW9YT7VtyI1mQ+gC
CCL571BXPPLIb8/WT+IxK1J5exBRCdE/r80aR0rG+Qnu2bu2OZNS1uj4gTw02Ath7WiHKw69r/uD
3JhXYH36LxDr0yAUPFlFN1eiFyDlkiFIdkRCSNZn6ccJ4wG8QwxLG0uNU5ApGsZy65/ip+hqWfOd
qk+ms56Aw6WUwD3HNOb028sAXBBG0h3ou4sFJ8aKRczca30Dz2fiXECJFZsPD2LJQJaXuWjMn+nT
cjWSBv2ef1a6wOyhT1NPdguFEZF9LPk5mVTW9FVqHSTbZFuVM1YDHxcoc79vw9tVD7olQ3lL/dD4
umMn5tIW2WhZsYJQtCqk/WpSxYQrjFBpBYgs32gxpFy/VHZiPGRMIvbpzyYvRundw02EDY1lzoMk
cJmade0KMpfi2hHbhrsorvLI4iXt94qyfDFLhWHOWXe0N34KOgK6XzckQxzUj1OHEkgWerfm6TJG
Bc1lTT/3sZjjddc4yPie7cJNa/sBrvg0/Nzw0ZcT/9KAfiOELYnj/FHOjvbIlkD72ifX2pOfVxXm
oIhIQkmUZNrLfLvlX9XTWjqqvko5wmkN0jyS2O8CpFjqha9P9L8LwzOenIVhKDCwaBVZN8rYlia0
eDjczOm4cw2sCJ/Ouq+QQS3eTe/QvuyeVMY1nVtV1gEWeXO7JD8Zao6qvLSjEhUsK3uBfTXpV48Y
DNGqk4foJjT5hRZBVgxNjN0Uq3NBL+Rc2DHisT+rReH3ERLIHdjnyQ0+A+4b/1Ky9EalRrCLoMqt
YnRCWCRH6jaUWaYEv+G4c/urfnoH0xewqEsbsPFTzEXVcqMHuSUFg9Y+GF043IMy4qr5Rn7o1vpl
ahsXDtF1UQpYv5eKWNtc9b/5VLbSsaO1jv7OS0o/2s6sedSYkxvAue2e0wtbS95+LyZ+oMfJS/is
Za0Z9nKrx7VlIc/87916zG9ToLU5JxySL+ApKpoFEUzajcx2/BSCCnRLphGtigrBvS5MF5n16esl
tQAmPuG8pakLIh4mSk72aNcj2AM+3cHJjI7s/eNut8p9oWCbj1EKf1cSwlpX1544Tzli5dpt/Y4j
r0q/Vf2ShBM2SM9FHo849fytJVPZiOQnRSXWy0gyEmZ/5YFFCLUFf7AIeXMtmnZpGFbVnai6IrWX
dyuD6o1eBALFzoi4sOZfKjsIsFjZ1kVwPbDLn3X10B3xxEcuZmOb8ThaLKjS0dg6lHGGWctrn8ea
y0B5azDCZ+DI4YCmn7JivjQbNDfD0tdu4+FpsW35BH+/nlmScG+o3Y3zydZbrJFlAIZHhAonP1dd
NnmCkxitEMpi7p6kZhA4uQZ5+w30pW2twxm8B9gClwDAwg3eACtInk9Arz8FXa6Bkbmf/JfAwNwR
VShjUAAXHifLpntGMeKBtlJDC7wz3GWTTMPXNJ4x7fHcw9H6rt6N8ccPN/Q61/d76k61YAvOLi7k
EMaplXXLaale//eO9yhLx1guTRzeg2iwdqTmN2KU+ZyBQEMjpSnMeGLeyJtR3q/A9dhdzP6Ns9QV
qY1dPa0n3gP3enCRnL+r8TQtVEUOOSBf33UzcBfwPifs69+GTG2tpEI0S4sbO1PGK5teakSbbUXG
MzfA2jjXLBtMmsj/lfbr2tftFkx68XwIs4LzyFgqZQnjmMWIToEgLiYupLdhg+YriSGe39CUfLlr
PJKN/qfRfY2y3DNxIEbEGVTB5cQTLFXCay7zW3U9hMmsrD2YY/mvOSWNbq5VACgHVgEZr54X5ilm
LUISWVEYTfqNkpOMIfphJd+UYlUU4CjofbMhh9zLFx8FMnWsFDZSEg8RDwbop/vMmoFnN0o4V8Zb
eLHrXaRCOJB4ojZ1FxZ37DI98YLaTy1ryB4b4fZaS/T5EIS64VnR1bW3SES5W/RSQsCaqYu0J+/w
Pm0axgwWibcSXLJqk6K928yxXKbzr6RAtVWagA/z9VOBe3cG4ZSsqjpEnm7zNFU21xJkuX/lXCwJ
cPALjcDmTcL/DNuywoi5In03PJHiDCtdGc9Mudu6UFb2cHuYy5ukOmCMcBNFepqm0GpFLDXDhkvE
ohMaQRmJYkBnRFauWZ7c9lvv06PAYENruDqnr99MDneMQXE2z6B7kbuEIRBcQlQId2WgQXTQl8iu
sM6XinaQ2QMoMdtvd0pu35t8mXVoHnrKukP7L2246TI1dHuGx2SJ2F4P7uRB9VHD3zk0yCVM16d/
MXmYEKWRceLTMRt9NqTH6vTWrHGSYkyizYYzcshsuqZ3+57dF3CMUR+TOw2l15kqILdLuGae2y6m
da7OGu2a+1X0XR79jekJWg7I2oH8HqmOHEGknn9Mh5tqUEhuOIofiv6sjdugrJHUPtKYCoWzMbvz
6/cWXrWCHY2Cur9bV+M5Q3gds6aQsQlknicszyEDEGFATMowwsS35+7k/aEp7PqeBq0QpPVnzFzJ
eMucySBScuI+24MtZYsIdlDT+hjrC/XuZ7izrXKisMBf5cc30Ro71GL1EawKxWsBu4AtxEmLLs/l
Gjpe5YRHZl+DOxqhMRyqFqdPwhak1aJHUCkR14PvzLys8Wg+Yul0iI2lEkcWxIx02uyWeE884rGk
U/xvw7GPr9AJbLXxBOuR/RltOc7NLfCegjF+nlJhukjJqaRYsObLdgPt4U6oT9y5R1uiazEGLqm/
F414TjXyGKk5VrRheRZk/HjOGW1QA0SeJ+06cs5DNMCfs6g=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 : entity is "xpm_cdc_gen_v1_0_2";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3488)
`protect data_block
2jdohjeV6rVphDCaojbSCgHTmfjTtzPBTLlGCiNZRZWtir9jPsHMYZnX96yTebKTsAS2rIfg1ky1
r1lYOKLfeUg3ocCQGWEGkbGDnu9yNuG01M35dOqIU1r2dBS0H+zQ5EOo6arwLh9LH1J34zEvCDR3
uaadOstsgLP02d7Oa2OZFX+WzhZ/COAQtY86RJgXkFpJJu4IvAEQ/s2jReFWSUlNkF1PKTV/3CgY
/+nuFFRr3O3b9jmRzMNPySk/3TmtIleWFdRH6PYS425MqmOiUHr6uIvnwhLrZUjTJb5TAqz7hKTP
XeyxuRm06tJ38q7Q6Ms3FzWfADUWXLhfXAcMTxEMtvlBM0S1h5j9087Df60/5u50WL1WeeyYqQzE
7K6xHVz4Ymph+/zjdPrx1xa/fsIlbNuJpCEIlLd3q+Of47D/KXwBTx12H7Xm6oSbyNarGzUsq5CL
x0zQnxsNhYqMglMov2ZqWAj5xODgxOh1bATH/SUcsWsca7domRvF3hhbDiFY59jnm1ounZttsUtW
7RYZE9sieF+1RqeK4N9sW5qB9c8VLjfOObTDACx6sc7enpZcsyc1mcMIfTP4m9d1WI7YpnxC+EGw
m3CdNGWjuQiLV4Dkv9jHet0YIomYAYmXW0fRdf5DcZTqr+00T2oV52cIoJy2b/ofN8CIt/vhI5Gw
iup09xNAb/kfb3cwimBywakIodLghbpa1+5p4Qomm4pPGERbMa4trP5DR7xLXP6uM22CCOcHfZf5
yBLsq89yq3ydszHtuZZpjLaJerWAj7B1LS8nQOpjwFcK7GSWt9tZUlTmKAabqzvJ87oR72m5sktt
qmtHD3RztGp2n/wVs9IzUipQJ5JGyKx9r9RjfN49eJbY7rm+Mlx07xxpWJpSK2ttzWECt22y/S/W
lrd2e+kRBemtTFzMoDGyH8rZ3+BywBlq/w9L0Y0f6Pt7vh4iGzB1lUWM0vCoUBqmI/wyIseQKqay
PjKcK5ouHsj7H/HTgMuKq1NUnezGRSWCI+VT6nvbelmdoUTo7md+dMoo6p3X0JCZaHquG+Zj15MV
DBqdt0hwWWhWHv2gkY63N5tGSQexmiK4eXODy09Shto3L2Zc+Jb6xcG9gx0jaF81jCEb9eTXS/n0
/fmzugIQwa9WayRbTdP7vrVBDYkFSkVC1hh2xiquNPpgpWdkProHcEy7KyTa38aZogkqXzKEKLZf
LMd24wmTicMFu4pBFeSNpSc/v8xmcV59vDIw6a/JVgjsgypKL88mDAWFt8PWXtKOLCydyGjQZaen
o1VMXJawkQ3S4+OhdcRVWFklR+z0+xS9eccIJOreKjkQD2ZysvlaQS8AYeVBcXj/cYriFzc72Ul4
L3VAFaz/1fvNIqkytKCtAhMd56KM6tQkH0rz4Wu+X8CtyJ5l7azG6+9lzx/wJsqzO3YuX95ostyw
Ujt4Qu7i+sBp/po8Z+UXLix3FLrT7Af3W7NkcLvAQjobOeTgRl47FvS0chxD2IA/Cl+yQorqrzgQ
m20qDAQ6WKFl0PrdhNTIprAzbrGkBh4I9NBgZ5fsOUIFm12yxfsVAnVFiM6rgrO+0Osm+LkpnzXQ
nZ1wTKF42vKrC8pklK2pGDXbKmy4a83HC+AvJ7zockxvuebMKT+9BH7J42xozGWukl+R/Bd6qr2i
ffpv3FMHyNvgvlbY+6YDAus6Q4V1aZR8GAKkWuCgQKy1ooMwpwd/IKQg4tUhbXmcUAllKoUv9CtF
dmbgXvNkZktCu8GLadKOKJOqX9tBFAe1yHokGI+PuXPIX+QaRxAAd291jtY43ac6uM+Neu0aSpSG
wuWORw5kvyLhNTUCytFhpbXWji6khmJBqTOZqroXNzPl2l96D/dosd/8QpG9TYogaxD7f91DUcvF
NMQ9Co/dMDshiUPIAcz6wJbODW063idEBOPwJPlO4vNwHH3jC2aes87zA81kJ8hmKr6ibTW3GmQE
NKefyuvNBU6eNuled+L4VknD8uMP0HKW6iNaqmg6tZFfxpsAkIKhTDrgWRBEDJxBII0ltnQO6FhO
sYU1JM8yN4JkJ9WZtkeapSdA5zTWI+6yPEMub7/gdlpzVCIy2RgSxCzvOasfMdhTOFzVz1pnZufT
DitTZbDcOaZXCvA7iECvsTI+8+Qeol+bmGuLon2+3A2VVuwL1SkkiMos3xakJlqFFr5QonzXkaW5
QT+NGdp8b7IEo6qNXjIqVum12vVT8Sc/GznFUkXnjow+fzs1j1Gwj7JBB6OBtvdX9Fh/hPq4aR3P
AcDK8X2gzSM1HmBsq8n2/qKWUWY5KVpfKbrJGoZGtQ2NaGrsUammHEHXHKgNXovxYX5SAjEcu3H8
M2VUsoLeg1ePLN0eG8hyB/AUV5G6vY1LEJXzJgSsn+F7HUvc3nGQpDigxFoi6+YVr5gArthBF0vM
eea9nWD+Q4KVEPrPIKw+ks9+N9kxwwpIwS81pLSoXWrdVx5iKXSzO6DmlpRuwP7z1f2njCmKWBh9
81APcomZYeMuc0oiCrSOfpzJq7F5OdUaOvm1rWCWxUi9E0JXIxeZb2MRkXlK6HXMAGPJvW3DIpDg
JOIj4s3UjCO1ojSHACDyVsRafEgLX0A+gBlHpMWW84K5UyPrj39k9tiKUsq0MrLNNS3PZWa9hLsX
m1oJViHIdocnbq9DSUTfQNUMOTs8t8CgVafr1Yb5NoSfkRA6YuozJ2D2x4C3pMUTsaWkMSzFYL14
QL0LDVqpxCCwHAIIGKmwigS4i5N3Ebj6jhF8zKEvQLQalshn0F71papxQHGJeEkpgGw+er4vgm5y
iRJNO+VZx9e/vtxo+xLijoxM+ZZQo9lAL24pkKT/NS8BQqc22F3tNFjbqGYe5sqP2NknuTiJ+BWC
/nCsyuQVapym/Bqff3b0b1YLX/1vG50raShjPmd6FpJRgYkOyImzXdmEIz4UJCFHDrW+fwPuofac
SKTa9BHhz2TXMzqCaqAjchzTjDsWnatTfkKAdHQeA20i+KFSVg028ROCv1AVo1fEimIpxd3/PXQg
rjljsZK/M+lNOBCAZc9iAxKfKFUBjSE4SUnffTeuPuR3PM9I53XOCuLS14tQna7925q6nNVf+Kc6
MGrbhSNBYcokLLGgZquI7VzAclEZN26Ks1o119CnxjiQiC37NsvMG1duZc8jbdcb4a16cYFqt0OF
sjvapEwZpxu1N45sOTRLZGEsa0SdtDM8sci7zSPYTRxt6UkuEMROrvMDXWvnMvgRjkWbxS3G4031
2TwZzK6nSWnYJP9apVz2gpFGtM2EPEbsUFumNjEd5H2DNI7FtP3OFbkNpLQOe0slFKQrkHlfgnMi
GIcd1oY4x0mkCZ2gzgi8Es1pRCwBMPGK/t7RaWAoW50a26um1356rYe+H8UUhnii36wSCuy+wp0c
EG5uIIIRtQVqDGcG4Yxw4lqGPRdJp2AA8mhweZ34C3nm3I490R6Uz77erI2gTKkp5Vzd+w35go+N
kFACbMmRCCrOl4O4t9iBgKn92NfEHo6dA3X+8+MNPKB5uRjILxLq+IvyF+Vjoxi6fzxLinB/10PQ
rqTX9dD0d5+/A5rObLPcLqYGnZhwGoxLbQpF/vCgokUY4JrfOEIS7nmPhDK+aCnhXFYfAjlIn+EV
aFGU69lbDoniLDuXjj36NwIt5HDUTUz5+Z6SxDyeoUICnkTyu3exdukDeIKixuUPMHWtWwTrMgF0
pyweztAPQtjsxk45tOv1NNJuHxSfoEBTpDYBiRV9meIbfc5Zi9r4p7ebNkyWJmz5gIg56pEuf2Tq
pq6fytEDKOgKD6sUUkK+Ian058pykD4jiXCN0bA9Vq2/44NliKlmCu2UEncoUFoMXmMHnBRXWyX2
3FvsBYqycMFVePkWNaGHzjGnl86L7fw6YzIi83qcIkA++jW2q55Ad2PWagwIJORvAxCbymaV6Zjt
aIiwzioXJJuQMMEOFuf9OLnRZI1LZ14YZbCEBEnqZF/bUFAjshsyJEsJCxO54f5ug7PIPNazkkSk
RRdG0bySy0vBfnyw5oNKQDK23w1EBv4ghC+Oogy26NLblfF9bjbvrydCt6AgBT1kGVnFpVn0IfOg
uove80QNB3bSd1a3vsea7KmHkoEr7X3LHm5exCFatunBlLIAPndl/Ob6vegs+0OS1nVa5gkG4wzn
rgoXTchsgeaJCcYuxzoSgvAhBcc7hKIZ0y59+C0LWJeUYnkCcYwbWsMehAt+vUM9M+LN3lLGY42P
5fXOpDe4C26g9Q89LdwnOPnXg3BpXFRHGGy3bvNOiYWZOcscxzyZ4qvwQLmzcnBtJWGYglD6Bvga
ZOC4cqMIRfpA297xFD40Tt8rP56sfS8xEd8p6ARf0vCySkj5AFlBA4q877E/qiP31OUjfXuEJGFX
4ny7MqZuAsPuNuY2N7U5BosO8plxVuIOS70SKwbHpBvQIHYTCQDndSYu67KOQgqa6plxvnwxstN0
LM4pGyVzGW5y/wpsoCpeTo+tpPdgx479wxXroPYmMkwG5E4zLYTjUHA4Uoh/BxATXmev/v4g5p2x
WblaINN0uZ9vPCsy1OIsTbH4ZZQo5jjKTHuf48p+/HpaK/1P8qA3/MQw4oL+inhMgKCT0l7Mgejp
YHWrYWwWCDyuf1E=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2240)
`protect data_block
2jdohjeV6rVphDCaojbSCgHTmfjTtzPBTLlGCiNZRZWtir9jPsHMYZnX96yTebKTsAS2rIfg1ky1
r1lYOKLfeUg3ocCQGWEGkbGDnu9yNuG01M35dOqIU1r2dBS0H+zQ5EOo6arwLh9LH1J34zEvCDR3
uaadOstsgLP02d7Oa2OZFX+WzhZ/COAQtY86RJgXPaj6LR8oQPSKMuxj7hKP1fCE+LAd3zeDXM/j
vPMdYBZ8cJvXSjJCTYLxiGzbvf4X8DajOGScdwSGPKuaJ1imLDyy8XK2jEnwsDO7phmPzRn+Xhu9
29q7G7COwIstrGNap3SFikNJDZkNMcaC1P6T9PYQURjY6ZfJ2OmDOCRIHVFIuvErVBSb2M/1GU77
x03RrGZgE0/LJJerC6zGlWC+j3bb6PbxQLb74q/fz6PrDiKJvcV6LMJJI0utPMN3OuK2scXHYxwR
6DrMiAbbxGjnlVyA8Z7LprQFdBt0aZsF0y2lhMtN9xfcUKmoqajDxHiAqidMjO2R+VwfF6qPsIb0
vYTuANrLTgrJpAwwA/8Tx2kcxrh/7wpkg9hqQOANXy66aDdIy1kezhJ4PBfcwNkaro2BrhZnOOAV
85UiI2bvl+I2382DmHslMqd4hYPuTd7BZ2AlJYtXD0rTq7xV00rnLqqR147YDi7ydn2LSjU/APLf
ykQv4bOHjWMqcrwG+jPkfrNZKpk5elkN89moBGTSFiHv0LARggyQ892edUduMhb2S2TtBXtY1ca5
7j6BEozMBIGSt9pHqtOG+L0z5ZgaH6bcVzh/WP3JgFbjnQCfrRjdlJB91hVXyqKsM99qPsV3vx6D
1RPZ5UB3Xuq0L95vkI/2DPigLCkfxqzGH+4ZiWT8ujD4eHPOTlxRvuXVNMAp26wBmaluaMkYcaaU
9IaZawdIj2RKCMWZWEMwkpba01Z+qVjCIYOY5p4SZxfQQj6ElM8YDmk1LZPEih5au/lmONo9vmcG
bxdQvYrFB1cEagSTTZl2ztyPIqUM0y3wawETBU17rH4KkM7u/wg/LsM2mIDAFzPmA9dLgmQy1eSk
j4lZRwpHM8uyeCHTsK+Hcw2dKVJcupwbWr0R30F5U+XqG8NURDJ6KmI2t4dkDN0h3ceDR8U47dbf
P+GS1TN8eQU8vnLAaUP0pSDWgrVWNkzqlPb8Wew+wBBGt7RI065CQjRCEKYby81OJ1wgow4+cmwd
lK1opU3kos+jKjKT1syQxaLQWXXu12I6SR45gJLVY8Sv0RNccT2HNh+S5177RbYMbNsqisgBZOUp
IifQeYcPVXTa2zTA1wO8/aEyiWh0WRNwKZsZd0Pwh9SwT5nkAcSkKv58mlCG7fGOY5RfYM7wKjH8
xciKAB5OPLG+5t5nwwjp23EMIko8d8I3WR7tEDDed4CxEwTdY+XjQ6VLEJsi+yLeuSjOeqZdsK32
t9L/ACTvZ2XnSrYaPzVbLikyAU2o3A74kZNbu4Om/ikP9JEFblk3WfSo/up1xHHHtSv7lr3LNBTV
EblY6t6/02ZUo/8nVhgGuXPgORltXHOzmdKVPuJwgfx4VEtT1YRStZIioJnlQpS0PuW4LscJRyna
ovWSuHonFb+DtpdNoiW7sjamHBikoYdWHcniU17ZYEsgpq4Wg41fmaJgRe3wheOs+l8x8spyG4h9
YHxs7kRIsekJ+Ccy4F4nm91Y0+zPUizosuOiWPH0X5qCyn6dVjIG/mPIFCxl8khuHQZ1yeLbayzZ
ndIjx45bLgmE1IaDUqWjMuQ2WlJRZZNG2dzWFSn03z/xYe1VM0ESnAOwJzNn8lX1hxnxmPrfpt0m
Qu9+wVCwjSlqH/HkzVn3a9suzuqO2LNQ+AwQcKkncw0YmFQwxBqtNAKYl2D+UpOXwH2yLl+qaqux
tlX//ED4kmO3CjTJRA20PYb8GQDg0xwpk0U2YrhYdiF9wGpV5jOOIzGRZ045UPKxWzNQtojRVfoe
b6e4YClRZEhdu3qWKVOIJT915kVweKPMLxYmqs9nEN51oe5p6Uny6ZhP/x/0oDyGxcko+2hMnXq8
OUW3/1IUs2l3EL22Sv6VGGWr3THwM5L7B8bAgIJQzlbrIEjtg4ayLvqhRHnlgo9DgnBuXMJAZPjB
rdvnYb3XcLR57i7Kb6DSs6TcLmAtbovjkx9lyvo2ULvddvIac/tZbY2GckkN1GjAikXK9WNC7bXO
qVva17mnKgVCiYccxo0A2O4boBnHUxFZwQumqlGFBWtOCfWIBPQaxqT4bB1fRHxquDRVO8//STO4
v2u8A6j8mPOmkJqsEkdJhV7w/jlNCnIHCZ/hZfUV/KdFcn1XLa0l3SnHzhN53Oe4ixkvhkO4AKbI
+VoPO4ad1K4KfUYO4ahrWw3EHLGnCI9Pfp9tlLn4gl1hl/lSulXGO6S8aetFg/1Cni3M+804AsKp
6uTG+VSLM8/Vff5/LZGqL4QN6+S1eIdYOxLrCXkFET1fcsxMrCzZzJ6AgxKqNPJXVTTvQqGmtl7C
KQG6yUH1MHB+uR5Bb1/b/HKlsCMBwOZcJAkbi313G21/ZvxIqzga51zq+exbS1ueF53GKhCn7f7g
YCb8k1u2qpfCzt8CYeCVt8Zv0ZqwATsNyQ7ooqDF5fCzUSdZUXkfFbBs5CeJY8G3AaFQYSi86iYg
7sTi0SLgHiXon+VyNjl2Ur3TplaNeD1WpPfWaA7BX9yxgDDbKzNcMfSaXnTu2wto9kCURoHiKVWg
almU/tTlEqq/Wf/Ksvbz0qDKN8yYxV9/9slhJJxpv4UW/U8mzKfLCbOcevyL3TMngw2KgwdQHk1E
6iA+38mtuxNGIUkdaIHXtnsy+Q3puqfJvEOhgXsB1PMtCNH6pAUqfQ82rxGcmnbLA8gV+yZZXhuw
1s/eGwnkx6qmCzuMhxcp26d8Ofv13cgBThHLfQxHsVJCzGRt+O7DW6KUHiZ1vLnhBv9UtPKScPL3
Ny3AUlKSgy0CXsj3kRW6A64=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 63248)
`protect data_block
2jdohjeV6rVphDCaojbSCgHTmfjTtzPBTLlGCiNZRZWtir9jPsHMYZnX96yTebKTsAS2rIfg1ky1
r1lYOKLfeUg3ocCQGWEGkbGDnu9yNuG01M35dOqIU1r2dBS0H+zQ5EOo6arwLh9LH1J34zEvCDR3
uaadOstsgLP02d7Oa2OGJcL8Pz+azI282NnlNh3BMKAwC3TGDreG3rMxe6qsczWOwgfs7q0aMNpF
iTYF90OtXfixOQA1GI3Z6aC5cJ2qRjhlAYSF7X73RmYk9R32U20AUIi2BXDQFPC/i5uVAa8Npgz8
l7eAlorgiG3/WskPAlipp8aEY3wlnXPLZHz2pe7mmE9QNfxsjkRG/0+ykgyEet0W8bF35oaXLHyS
RYPEMvYRnlbhf8pEKSH/XPvzc0m+3BOBfuS0pG6s6dSb35QwcCbbJynUJTqqVs8RjhflueA+j7i6
6F5tskcehMG7PV2tZK/n38zpNDUmsImj27wRI/pyLWdXLmmb5ohRKOFo06VmiWfYG5J5oLelkQkQ
3Et/kr3ar7dWZdnVN5oNAicdYSQFhwnwEcsKtFW2dkck0Cp4FuhQuMQEaFxF1Dxf5OTjnxHWqoXv
xjJqr+9yX2XIbwkZ0w/Cr79gwcs3yalvFtP/4eYKQaYxRXnwNYUxjnx2SxcgroljDAUbLEeosbvX
U0hCohHDS4L7U7jE0ROVl8TXK4yEPQBveTmcyObHQ6SoMFUjVIlnwZJ5YrFmcJSoCh+96ETXcHwk
jKuQkIGJWwYoyu75AxcyApq+P2SxD+YihjXTeKWjoUBuviaCkda0HPOOUHk/cxvH+phl2ClqV1il
Ymt71Zi2HK9YZ84x3myxeU7+JmHNLViDD6n5voXJFA//PeEZzb6NXito7F/7rY++gRAzIeh5VXYB
IIShChKssAqMYi0BbL0PmiIVxPPem8UiS3oB3FkExwz21eF2KzkwyKOd6IxzBjWvMQFwrPV91Pwr
PIP7iHchL+J0p4d8OtMWRiPDTMQd9BR/pX1ErllZ0y/WAukL5x4qDb3oa3g4FmYzUeuuOaMAZXkx
zQVLP/7MTmZEL33KBcQPAM8vhBJMWluNpEY1FsOsGyZg2Sa3sJd2lqoZwekjvmmLrLYChUJQvn/y
OQN0fuhXe2pjBGHJuFxsquGt4MWdxEGg484YqC+1umvdORM4ILPpuVVyCgesHN2gHgaNSkPiC+T0
zNCjrvT7U89tU0ZKA2Ky9/62dur/gY5a7pRESY7p5KdX0/SJcEF3s8ZNloSP2Juucxb+vTYIUsE+
O5XY6JF805ux1nWFEf4Cj8LyMrv3JY1DUKuhg/IRs+LNdbn/tGqGkuCwFQ+khDFO1s0/JPHVfEr7
S4yFG4l/m6INegNzmRx35rNvr24indlbngRjdIgkSmUu6ADq8mnldwxxsCXOodNEIR66I8LUcJ7Z
/QIMJRDSTngkJA6crCa7bpmZ/QqBu2ryaoanlC8uuAMqV8QlgkHKGN/4EumKRv7d+H1JL4FoyiSX
3vgoZlGSWe0Y9mezKnsOLA7FQ0sd0ioUvguHP2DYHusaMrlJpr0EOSPqF7UrjF3yPqEnzS91YBNn
Y/6/GdhIywbb+aBNOVabl8JLhrDz1zxvMkIMMC7jYKS/gcLZTPJndWqEA6dVVyoLuWsZcmTe3RNk
FvHeLK3/WPyvgz2haWY1z64d70F2egnAqe+9xRV/viJn+AOmFAwf27ldxsahN9rhAkeQogRES0/m
9bo23UBJbtnGiisjx5DH1kiN3EFWX7A4G6uvx3PUOOU4e0NV0/uM9LUx64NQOtzIy0CtjQxBFpYr
KMNoloIgFn119XhP6MaD5j4y5F+5Ofg0lnE+NwKwk/YIVYflAaU12p3fYBz1FSq96OISk9pyqzqv
BhZkJV33Y8wjiwpuvTpbsXA1O8L+rixx5Mo4cmeDGHSFU5jsnb2uaCv5Q8HcBbrFOecXcR29ivQg
t6EHvWQfp0XJmBOhM0l+inWvf5nEF5BMo+/aqa46IMHPDt64GiYs92X4AcOdNgXzse6+EDOnyR+9
whBpfwxqeXnzgoNGpyTUS9cqDE0zAYhM90T3XcVzIFZvz6mhHaepwHDRHRTAqVtS+G64TnUqa0f+
A2CuL5Ei3h+gIO55sL6r+TN9DNz7nVVGaoAMFNhfzXdweR3jYZQfomd062Y2xa/rQakjPZFgn5mc
9itp4jDpcspiDzULgamxXgnVrGtgQrmaa9oYtzU0uR5jcFSbWxA8EY2RpQi4a9XiBdrsw/7i2XGO
sC3tldBOzu9qjTkRxaJLJW86J4gbdxqEh0FXORh2qoOVPhRC3jVLS3eaACG3YML1TEatMpkSmpJh
hFVSu0f/nHZWGMyt+ZstUcfjwQ0HZD+Lp4aibEAXQDUJk8/cWCFJBl57+7+gEU6MOYArgj/Mklkv
AjKvO+ObqEqr8B/MKbkgKJ9DiDF/gwGcnegfK+6NiMVQMx1YnESafWxuzMW5iVFnHHUvNsPf7i8B
EKJwtCijIwxGxTdeumPpkiIh72cQc1WpdWMVAbs40Kj6cN+ivXi+H64fL9V6trQVskgmCb0CtpYo
0zDl1BufkUvlAhLwBElOcSuLv1Sr+JCbVHh4XqpfAzeo7xy/zOM2eGANMCT3p/omdlC+hYcBlpKy
7e2KtNAb6O48jNPQ/GhpvjSLVRsMWQNDLtU++ITvA2PoWtS97ZmqtL87VvHNhk/94Qu+E2lw+kKv
RC9+/bHCjFCWky5eXrDF/0jbbgznA1pK3qBCi807tCY/udtl9dupJ9Dq/+nkPCwGhTa/6d8FNQ8z
Qbp+MUBplxjknNDX+u/+XqD7fwohyFPzwKqLvsmolCW/XY/c4hh1MYV11q9EP1NNbwtAcYw5pvKO
YdlkL/IAlkq7pbeXmHclZewR3H/xzzCCotGl52jkQVqQApqySKoKO6mdvPtO9Ad/mLUeMPUMNDeT
qQqbbRVbIF4LGvAvfzNUch67HoimKWmKP1F7T0549VcAdnEiu2M1MlMkrSPKVEGLbFnl4H0ymEOD
0wJMCeRh1UQkUitGzoSMj1lBVfix8EazfyzoXKwpDIpcSl19jjnf8xGLcZHPoEoKzI0SJqfimBGL
uKWRBa2bQY7gy1yVY43eZLPP9hZYbJsnhEDx04CZbn9g2C8WYSp+p8JR79WuxRja19VN5vSBog1q
3FZe8dGnneNr641g22ZrL9LBX7vfFnvztIxAZZkR7kKWui1c1+DnNfgycZlJV0zR5JY4m+UhQxU7
1Odc2Spp+4CUWk70vU+S21LV8ZGC0Xmee/zJtAFdauj1ZT4yiGPQgbgsZatgaK8emG7xsnev8qab
bL7hyj+IctGa2WInEHFMP00iUJ4VUMfGbPO6ZXEEI4BHYi7sbnH7J17tZ3Uw3YVPDo0wWzTzu6f6
iat1Ju+7+G/rU2MbwFtBXSyEDob75J1tyAdxC7jyaXEJoMEWjgeuvzEIODmMPuBqlw+7vN0VIJME
n90brg7dvyVrjOwls4QlPlz8Y4KVXwoDm5cNhFJSOr1Tx+INrTWpllmnOcNdfVlqbcxO8xlCO1na
i6Uo0DyqrA2FNd22PFt/iH4begbAhFZRmXh8njH2hM1ZDWB5iOB+fcabxfF3kKsdllt4shb4bnfQ
3p1cmJ9p+UUm8LU+qaTBzYSNjZ14wvELst3Ksl41OwsStDHG7zIIyMA6+AxyVMHbpKKy0y3NYfeE
PsBF/FbkeBN6M88ReDWJm64G0j9CTg8Ep/C+fzwNvoytdjtIk4gOCqfV7FbYLdGBNC6i36cSEhDH
PmBA6n+BQ5QN7stx6NVqJjrJP2I8EQuTIi2RpD8HIA2liVya52sRea9jucCIpThPNRT2xuUstWvz
rt14wT3C8R3aIf2cGIziO76lqOFQ/Q8mA5vcxSZF767uLTPOrKvRho38z5QsycmDKEPLcGGiYa4r
G9epG6L1xaQDxAyJJD0BwUTN6tKj6zViFLI4ZivclkkXAagGxF8IovDtA6H6qI68J+6nzHxwqOhB
YaUmoa/4Oj5Fl+Gwl4JMaiCN9TmzFF6qJIlT065YBP1cCtoOaTXsdmuYiTYkogYRoOY04IgtGS+8
5nAB7BI46Zbjh8TPTCSPCNlnS5HrrEam8rQa+c/Wk0NVzDx5ajU0AVlA2ZqzSX3RtU3B3m/VGplV
3nn4V5wlvduRS8HG7RRsb93m64xxxi+ctsLpVOCsGf6H2OEGXsFyRpD/rj8LLvXKqRU32qkrLTdq
I8Q8WkKWl3pIH4lQNxMdXp1D21OUW2KzEwlh3hY0OntLjIDBnB3YLbLyzkoxWYvQQB4AQDVKf+2A
rpHH5ydlEX3Fnmk7T4RZyElnv7JafAEUVic82cJmbUL44HgPRZPd4j1l6vYt0sd35Y9WP0trHYSi
uHG2xLgIZXjjdQgQWmxCUXjfRI0BE2+v/2cedUk4PCoZyoUny4UyD5RUTcbC7l84GJA1flQGP/eP
rsc2EdVzjlNIlAIF/82tckzk1KqW4DQ+60Baw6vL393B3rCVk4by0HqXVDTCnSXXz+vduiLnZRZR
NjZsdhcb9Zl552dbPBtn9Fdhmnm+PyvRmBLql8MS5O0TCo9jO4vEBoEiGRuEAzlnABWWZLnMSC5w
bTr2ihZUvBAeD32XLyKe5YDcJUBcIXp5/bgiMvj/BTspbcxIZNP5zxAVSV13BtCP6+VJ3boywQ5A
hOzIz+VZMfC8Dt2upnDEBlH3iGlMn/ORcjJth91T3PaME/Vf+49EzW+Am3qiEvAm8LYM71U7UYgZ
tWVaSrymDjlVOl0KAaazA5EI7XyEl1v4WMglEdVYwodpGZ95PRfeta39hUmVbYClgFuu7UcDN3+S
7v0cfd7i9hgQWK3g1OsKhyqeHlUrew9+YTNvYg6bb1kOjPujSjvUUIRJGjR9y88iuJ1OlB9/r0yJ
6L5uIjbhl+2hhtHKZ3qXl9vRCsFcXyGlIuaZK+8ynhQOWYY4auQgDLXoJ3yvSx1pwLpbCR4kdHLa
Fc7gIsH2rvqMzZTDPJhpUMHGqx3kaKB3iy3fpVUoK+Q72u5HZPFQqq2zOH5Ijjp8wi5CXzR4i+gb
+Z3sXnwQlabypMTQMJv7j2kDJGDr2ZceKa6Vy0ZKn8WvtPgGKQzyUNatxgLNMFnuVSPOq4m61fyv
rpcSfiswPiXMluUF3ItFFzTBSe5fWJSD+FzEX31yNEOChHd27CcRivcRKnGUYmO90LqHte6Ewdto
M6pqthQBIqfmR3QyVWy39vlQbYqI8H9kETKBP59VlX+ox3zlrEAs5IZXQCCPOffjEzxr5AyDiAim
z3+pM8q4YbsuQ5JOWAn3RsTmMA5LpSGVrWRRWZz0aCWxY3dpF58qifYdn22KSExQY6zEA3EZW6Yb
C1BRTfviFAtKsUQDfXOY0sNf9h4f6Fsa/gEiQ7zFn2t3pwmOAps5/QsuNTDF7F6Ef//6qkfspmQ8
saneTfueH9JJ31aKd2swTd8CFhF2kol/GP2mgen21B3V9E5AVvrg0x0pNLNgmQguCDr8ewTlqj5R
EE/LpjL9eNCz56IIPNxQPk5lpBKYlvwezKFEh+dpMwUnFoDWtWCooU/DfwCL9v4P7WiWRDNXbY2O
R/Jbw2GLFTc93Yg8Nn3wpoEcxbrOjcAXeebKt5jjgJ4hlkS+4YMHTDaYufortK1MpAXt0elsJIyS
ZvOmUXTPMCq9Vk9ot6XDlGaKfHCLSBiyJ/8U+WNPqyw/WnanTJeK8/rGLGr1wHJSyVVJ5asew+o9
cQUDLJVzuavA1P0TpHH3GKKWxrvRTb4parWuQZ3paJ44L2slqNF4TcYXoLr7TQep951rLbpPcjgN
c2V0Iv5iAPqbVmTEq3Gso5Qa2SPoUCGcN+uPf3/H7CR8yi7t9HgUeyuODqMr2LROJ3rtlokLZqBw
VvKxngaISvhs+TLiFcJFITDXKU3VIU0lOXudjVDDPCNDB22QocSZrHD+8D1NEDL5xd/3iARAUP/y
iXltL2tmgAURpJiGDyFdmNOACmBEk6tMDLqlJqAsIZwLFqxT43n+X6xcAmhIGhJ/ROFSGEJVqXLH
FfFqAmp6BtVvFVfaAtD9CoT37oijVggYLx5e4cmQivz/UBE/E4JkEy5toZgAsoq/Ln+tvPy9lsoF
yzb4KJUtBEndeZdeNj4Bs+nit+MKBkZwXxfuYP6SHnHpzGKTBEJ+eNrmfwS3s75bQjqFsd/Othsx
1CyXCCr2uokgvvCd+Nr0AfwYiOM9b26Y6Q7vqQ4Jdq4GFWoGxqik/MuSupdACGA8LjAfBqHAI0aK
whoCY+9qY7cRVhC1NDgpVTLusfghv978j4tJJ/+uzeSi9jTyNK7nwJ5eIffcHhcZ7aziyrg3FUpa
fotVnM/SrqwgdD2hegvZWXLbyeZUPxLWN7anVlfpl4pt3PqCLK70GGVWXrg0pYp9uIEdgZzn2+7v
1yg/tBnbj9PekPYCErJxEnKTA40/VLcm+RTy3l5YZ/Po3Bzre8eL3JyV/X+ireTQ5BotHqHc9rI5
13KMOI5VYJuvUgNqF2Fy1iz+mtUhLyzx/e7b+8mKOGD4iqBMiNaHoMZ8gXBhsBrJU/hpyIjXTeZa
ZsoDaVLmdFczWY0IS6ErSk1O3630r/yvUmZkSbVqwSIrP97vDP/BQAb+OhimzJEZQMSnwaQRDzIM
OsbHG5PZuAG9WqrjfqqagRNOQzdLF877zi8fo88vKhaKHgrOQ0jJSrrClpbAn+q+R3iD7WpHAWIP
T3Hyd/K//ZZc/77OkQhxpUv+EAG5Ier9+JsUReYJ3DeGpvazHEek42+aMFxQ/9MEGzQf9lb56udi
is6SlrxnsFQY014OarLgsrLWBJqBlO0T820D6/dz1HmbFO+iY6XMMiQpXqM6JWKkcnE8+NO8LD1p
cSbX890/Jxa+8ihmxxqIg2j95F/sJlmxrBYmIetBKHlrIpxXuODTvbWlWH4Klta1UdCtNPcN5oD8
r4ixL9K8X7uSysxkoIo9zP0txHtHTN4V9bbb68dDjs6aNmOb+iA2+whp7rdJHHbWWylAnjtoi6zF
6twrt1rFlNq8pBy5CHnHzV7EpJKtx/4ffdnFKGoN4mjTijw46PJoZBjz1FDnQ5b7chEDybn07wVA
FMfXTbQVcPAz1+d4jI058KReYc4vsyPjSl2RxjluG9QjGaW5TcR1T1OL2Vz7md6WmQFIWTDjXNgy
TGCX9zk+g43ihyZ1M9SvW8nYNfYgqqb+9TfFDAFMk5SQaefAMfsTCo3gMjWyr7eSVhif4s1hrPSY
T5OsoTDWuSCH/SDIWWNpK7stUxJTqb6Vbrb9itg1zC2MzoRUcCk9mZPb1epk8dQUtbkGJBUmGY7e
omR/obbEz2+umiPY0BvuTMmndoyYUEc1ZN7ft/VKEdPwUDxbX9fKbnITr17UyFOYg88Hp8o+AtwG
8G3kp+NuPp9I5xLAg0yzuxn/TNIk+TrgV76H3qBbP0PgBKx3yEN0wpG8BlTRxz7/3cDW4nspByZ5
l9C+1EyMjCb64FfOs0VP8tPrCjMAmRz0hUasjQM5CC7QpSb9/OoB45JySLWAzBd/B6Jfdxbh7y9k
+Gx3t15TwEziWxgzfUjOgYlzExWHAFjgYepD8XGKN8D1lQwLo2af47iZZDuip69tWACK4wqqwWix
6rwtwgasgaxuqRROAIkNFjnU3gp1WFSaxT632bVHU9lB99uYsPtKBI52cmW6BRdhlBT4XDjmCMwU
unn7ndlhkJVDjJ2P4IGrpzjdZrcwgBuPEr7kn+bWhm6c7z61yoJ92zPn418sOtm8lTowmwvkE3hL
NUGntnBvGhlnX6Lg0EswjtZxB+UJm+ulNeNhDlGRspKkmwoN+/HqEMjZekYNuLs505uPcUfuDg+y
zb7cOZiqKfU1daLOsFQYMjr0k85GUylHE7Ny2s4+KcKgqBvFVEySEZY1Mg+xZRoL41kqfVIO5ie4
GjtQlaxwozGtZKy1lQyWE6UXKdlzEVrlnGfz3k+KR8m702BJrMHib03nyFxsIEQ7wDqHRbG6X3cK
D7kZENuY1AvqkY5fitFy+OD5PqC+ybMn2qlgcIojS/nPvpoKwQVu2bY/OElPcg22kPmDQbtnADeJ
rXvbKNInta/kfkXizAHsl+iBK9fn8xRO9T0fm3iy9DGMM5J36KHbFfdiyRCFPyANXse60zrYu3Rm
1qY1N4/2BNkkIqkrFGFAAHkjcDge6MKB/LglFiNev9XemEggFqAvBMSbGxqQAm1/qv81Y3X9ijDp
eLRQ4kR9UcYTOLhPf69HHNt7UY66mZgRSaVk71D8I+YR0gUlzWd8aoI/1IPXhmWfsJEH3PClT7q+
moBZi5WC+c9pcGfd+acnrprDn5R09RyIYXHOGF1lwkBCkufU1Ts5cy6gaF05mAzC2LgmLVExzPjS
QgsB3YCSTkdCWUT27Mxhkh7VaNq4put9HSanXTMmOINhIfj6tfDZXeTkgFeoiGqtLOF3tIh8YwI3
t/c3jC58WotjwpXoKXxbnUisuA93t4egDMIecKFxP8wQHPQ0+lFIcvbJxXvZoJNYc6DSMvjxfD4W
N6ZJ6xf4+c/2Ce0s/441KF7toYqU1CEfj/Jtvob4BsO9uo6V03LIht9O0tCgPJQKV5VnppqeWsVj
u4odBTaJ8JKqjz8YWrZfecJwv6IuxuMy1EmOHHD5xCxTKfs7hzxmpjWU2mAQ6J0xH3aPKZ+iKMWH
AQn1wVNIVN4Wbzk8RWikgXHbo8wc1SeN+vgxuCVI+zuGWGSn6zkXJikUl/ghD4j1bfY+7FHbgjBp
B+BCHTSxoGqfhKbqQg/55Mk0OaqsGThsEA62k6QcoiHebCH31RuE3XbqNE290+HGm5oJlWBb5nTR
24co4/7X+YUqLjX9M+JMEJTUiRaQT2EOLRU/jVChy7aMFQLr1FeMrap9p5Bz0ZmobS3tck8smSHz
yvfWZsVVh1tWG8hIqHlIqUtqTOjW3XlRbXMUX7Mg616TX5UTtbGH/DymOwomeaBAvkWToutrhVCo
hA/X807/LMzvPr8vjvNA4VN6CRgWhP2oNxWY/xTeDtD5OYXEYSRmrGc8CzixQU8IUnlMUMgY7s9W
ji9KxKPsoA2hoBCdHmy9QWV86wX40Ke/hxPUkmgDM6FCDwhBV5F/wkcqeATLvHLcQQw063zCzAn2
3n+JDDHAfPbePamaEd4QNH7VPkJxOUbojM3woMSDtUEe77BAcSBp2ZOzezHX8QISQrYSUb/NBg08
rU/kPZUssLbs0ll/WsTVh7RtmMaFI9cXA+1hQAJCVEGYmicllFwOcADcl413AKy2Evei1iUqDh1L
VRGdZVq6KXVFsHao5FtENNAxnpmWxQG5BoqE2wp/md7he3sIbe1j18TaIpHEszn9EoEGwdkfeKRD
kPRokND9spAxFva6ZDSf79CUNqbxGbSvXAFgaBwOknqXuobJYWkF1HWQt8gQUxKigELe9dmF/OZt
mznGFBMauaCUU9fvclK7EEEcAjk5SE2jm9uV209X4ydKnWv4xD5grvJeKWWu6yz3qBDUPmcxcQ4o
62LQET63LBcYhVumg0op1sUpuNXQG9P4cuUkMX0hH5YDyh9HlZ4RIa/fOtixQfKI2buSkja+cDCj
zU3pYBjjsigTITDTTMOSlf7YpPMVWSiPwZeoNhsX7+A5yqxpRdSicmOVIDSQKQqS7uhUkWGsgess
x5TUDhXmmqzXua9Rg41lO8oM6xjtGLy2nleZNHwnmGe8RbOEHEWcWJVHR7Q8MKyCtLqbu3vTi9Xm
rZCFIP/wodc880fze/iybLA0gO1OAh9X4mlbIeHKBZvBClrMe7HMZk0y04f6p9y3i2ZUHticbV46
lsbCndCcnO8CNIPhYLrbxk9yjVIC/MqtHRQJTb5mf36XMBN7diMWhhPKGYb3pUaByQLNf1A/NHFX
tEjjZmi+nkBNGfi4khIdwDof7DxWry9q+VH/SLr+2zAVJnWNKWNRp+lu1UFB8fcfabxwGttMP6+R
/dvD1cSTwYk/VQuIpIF2/8ZzIH48ntbaJhOILXraGeaLrkHpNeX0EQWaUHoKRfDEMoGMosAWmQD1
5ieqAffpIZA5Kw0P6/EoyYAfkt1Pf6Rc6FECoQ3tAId4PNhFnAKgq95sqciT/FYsKLyhmYat3ibS
vLw14jl3ztQW7auzHGS43fKjk8dNToac+5hHIrpxD3mkxTJ5EzMqhJTJqluPPDsU/DuLfGRIIAs/
YAgiXhNSMaUbXmF+tSt5kyXIfYgWMzOyleWi2BjVbPgJFJOrOkr3LtKUJdtd7GB2oLwFKCJauBL/
QV5nUm/47FDZC4Pv87nDWopwTDAPrc6EfMNoiU554e2wQM+26Wt3GzNMghokkOBcqd1Q2pAUh/y0
LYwH2Hlusf1QDU+6/qy0HHDjdHX5JTXnec8+rdJVPzxuAXRhoqXWYk+IMPgmvyDUGPuypjrTEkMf
CJ+2haVBl/yEuzmJbRNAlOq0deefsgMz0xnIDNB1yeqeLOvgtLrHubAnmcmF6uELihrwAj+4uX7H
LApw1wOlBupAT4R6E12HxQZcNFeDAVv3zETa9CygSpwLelCvPtoPhAHp7mmHIvFec+ORC0jt4Kqg
KQXchu5l7GIA1LTBHouLaZvmdWEYonEks58D59lYNJMbsE1fybF4TZylWgsvTV1g04s7963O0Vji
/sVUqCw8U393O/hKlDXoiuAR53Dhr2+icuBdvdELZqOVmEI/KCfzjaoXYfoKVLLqmmB6IBqflLqF
ZHccMrR1LYxTkV2PvhB7YFE1IBD6R5Ve/05vhhzpEMrQSBtAY0MinpjQjzUEi2WCSWQyXiyxfJ7y
3PDgLmpf/50QVOAvzTh6VphwHcuxJe0+fN3xwxoZ/0s9rsJjizleYKO5uU8PBRReGBsrjLpB1ID0
dJ/dqeFRFzco5jPRshgFEShD0KJeF7ZaRcze2A7f3yV3ZSgslcITPb3w2uiAIWE1tPNCwpfl019H
Sjm8cuWTlBAzfLjcZRyP64MPTVbisJPtcWPXqvvGiPQFjtzW9sZ0wgDSzQl114LFt/YYlthasvC5
h0GpUJL7SOkCYOeXLdyNyi39PwMnIrHZEglTV/OBykGehlyEGOGR4M7Wqodm3zdzjX9FnphwSpuP
QQBWQWyEvT4Urk/pJWpiyHn88t/VDBWPcWLu9mXs6SLMzuk6GL79di6R6aEkpJ4qNEzUxGWOqU3q
9jHT/Mblc5ffbo2l7gVMv+CzYLPRZR5H093XiWoLF16tQ10r39Oxt1wCrTXSIPrnLQq7GG1LmpiD
3mtC+uO3nQst/hF9UBt8l1oe1OOKZK6jnV0Z137y9NntcYZ7c7Vmj3ukFegh7OMNe2UTBKU6ZCgO
13g7frjBtjye0bU9UOwx4JV0AVRYCWZjT90MwyMWmTapLY3T1pTpchv2JU9h1pmGiN2DCSpjk2QF
Cvi/kqYr5Go7vduWtkq/QYRoOa19Rmeb7XEk91mZpuRuEQ+FJxREdtSWl2LdKTRN3vHvdI6h0LDW
7JL5GzbUMOKdZrsW4uEkcktATv+BYQmwfmQzJsT0ghJNSISUz0k57MNQt7hH1zvmKcU6wRmrQvEK
fR5V1rQwDvoF/K1vTB9ovCJLB9lJp4r1OG8G59OV36JJ9fEr8vNQCAyODdPY3Wo9gHokVUJ38QJH
WDrK+C4WUpzk0OMynqpzslP/ul9rLynsywdjWQJ5Vn6JW8jEXQK0Kc1y9PV38JSBXvxHEDdkNuzv
SDbWqmtOqsDIT991GY1P4CbgyfTzDeh644ycU8b35J7j3/KTbMw+Y+sPOlBYF51MWDihRsHGDsTK
gvLyDW/3X1W1UQDpn1rJKV4f0RjqlJ5+5zcXSH2F5edS+Pr/kTpFuzF0bYAtAbNbayqXO99/vt1V
g8VQvsH4Nbae3V1NQbS5D9a6tcflJvXsXIjlSE7fgpmuRzaY1B3lVmOzE04+NHmzLklmWEw6j0nU
utN8Tau5xMwiybIQkyB4nVTplJ+ovU8LeL2K6qRJIYJ1BqQ1FpB02hJA28pviSn4LJaLwyFhtSS9
yCHY1hfV7gaS9GJEeLS0vR0WbO6BDP1H1o7TNaCMmT1aFzC5Qrv9XIP8vIJJGOkD6mHE3k38HJtv
Ta+oEXVuDqgheg1/HcNYyRw+lm+lPFdt7qUwy22MwPGiP6pAg8Z/kNN1ibwWhnF3t6Wims07aK8f
ff49AkIQk3EOEDydm/VHwpAHjWQt7I7dLFhhf20+s4NeN3rRdpGCuiXaHNqbcyTj3yU9EBnnT+SR
EuumcxdVJjSkbq02ZpYb17KqcNWYF5LSh66LD0iEz8KvRULA5NA+dzs5H8t6KeFHBbXuN5A5hcP1
ky10KolplUynvEB8fWtvYJxOhtnyMLhQW6TR8usXWBh+3idZk1xNSpgNxiCMtltHKHLXA1+DztAH
g79gY/sT2oIfSAn1tdNgTrgUEQLhHahkxNxrjkLIFiWXShhQjRDmCx12j0l2SHLColzNgLs6uht5
NUo41zNXOfH4g1qofokehvNb/V3JMlV6zn7q0yt+F0aoDj+cB3eGX2IY1i7YIeVqV4fwhKc7xFpP
RDhyihIPVbOLWEZplhg5MlsVV8M2Wb1kr9jRRG5AjgDUBFYLweHeEPRSOdGN/2Zegxrd/7ZfO6EL
pRJbs7bTDEjVELaymBByZ0y0zVg1NvV0SYYskh3mXz0RN68+JjxXZSbXtRKzJJ2XAI5W9i+tPhB7
NqNa10ooEwzdeh2W/V4Z2xwloArwDSNLlYC38Ko6MUtFn2Se/Mtk+1LTG3yKYQ3fQe2pRslqwL5k
RKhPh+Z2Hd4mrBZht+NTJ09nD4kzVBrXYCDL+6W7/Tp81/YJ0lp24CQzWKtO8Td0DxOrfrDtAQXz
CZ8cqRWVYYj+pfRLQdKJllSpnIl5SFs4zZoS8lxC+p/uBG9nTFmrrEd0MuZ/ankvApOVdh61yqgU
n0DMQM3+CXFnRkgwTtyK8IEFUvFsCuQplsEBfCYaju7kt6Cihlx4lj2L71/rWe/+boLTcIIySIVb
KIupYwiCLNeJ5s2VJTjUQ2a8xrnuDVTitTKTJmSfPFwyO2V1gAfaTlt90Tw7syypbuepjeqWUNb6
XPqwjbMHWCmWdh9nH8EHsFPPYk2YF6oflRSqTRW5lSQZfVhGDSsGbDDWYfqHCuDkz6CSamJ6p/hp
TRv0I9NspRxYK20I1fcwHSrA2l28ogYD29RnH/GxcII360Orlc0TWvKRIo1usxS30KFqRLKd319r
CX04lJg2o7knCoVHmN0pptuYi0Lp7yA9+4sDneX8PTv01MBhNls2LpmT2Kt/tge4inlufvZs27kt
i4vn0B6X6S+Y2/0dmCBohpPxDrQp8bBMWwXMcfGUXZ3kpzm6wuvxdtxmFUFN8eRa5vpM04HCBA97
67U3H+WIDeo1EoYeSRI7x+Mq0ntGmKCzd7qdtjzljIdBNb+0lsnPcTluiVyur/m8LXbDqz7NmTVF
KY3OmjwrrOlijBGE2vCAU1Sm4a5/rx6rIJHccTz/q6HAnorpo0ik9cxo5gx0cnQv/b5hJ8UxzX51
vA1OsSJWc9lv6xEz89mnfu5A/g+9jcwQG/elz4M+17nIeegrJB14KmE4UysGuDmxMgApDrB/MNtA
JUfVQP2oM5HZfK+0jwZ6Lid/0D+eY2M46oAUBr6rs9sPxWDeT2SOQtIwB4qKbBThX7zdBMtGlisw
TGJg2L3Cc0YNiodGowBqM83Y7DbkCQQY0FAEcFNrCxeT1WJcp5x4QIjBPYN9cA6jJOBn6etUktN+
6qaHv0xBbaxuLHD/uUAnBOdxHNF92yYbWRXvQsaWnMRWmWeoZCqA9veyLS3nhFOsCMBdOoZ2Mxtg
F9Snjxd+rs/03Il+4/CnpAvIT4X1DW36OhlR/bcYJW6IWdf+kp9fVR/f9AEgWyZ+K4J7xNOOZ8ps
bfR8MPVZWV5qzlRK/LEAOXmLxYfuYKcUkRMoDzsAQChht6loHCciHN+y+mvcKI1efb9AXR09YhJq
qK6vRtI7fUFmECA01N4ssCI5OX6fL0sVSX5Hv6t8/yjdGqvcGfNI9CIc7knIxEk2SIMgydFTyW3w
XJE0AS85O5BxAeuwxO12aw5OqHHoKOMihQG3ML45Bf6ubw3pysr85ifGt1gIuE4iai9wSEZlUV3L
1+ic8xXddv3bGDE5idmtzJkNVYJs15O2zgwyzRuf6EFAKDjd3Pb7VrGthqnnU1Zq55fQOJcSCsZ9
ux1dYYjkeSYwHK8YDZphz4JYzeEq0DCpCIgIMecqflqSz9hK4+b1qPE9SoRJMGw00zYnW8+mSJHW
iW/vkF+t0VubmbPpMWEF2C+wPxvmPX7D9isl4u9Intfl7kaPA6u8107iSH/HqrHZoX5/hCsu33fp
UNMB/eUiBb228r+rwrzGg2FeY2TV3JF/9jd+waZtVnTfI6rW5aB6AQkySv/DfpbtJme4qR3hFbRc
Zt+YAr8Vx+OvcnlgvNSHIi9HH1xcCuoggrw/CqOdZ2vjiroX8bHJHFsCyhNdRlq2vyq+EhOjP9gO
MVPPswcSjGVE/ck+XUzPd/p4oSkBkbNaplrii7reTU/Hd7+x10I2LnIKpc5Acfer3suSxt0yRTKD
EsuG15sqhI3oobua6NGRiV97e0/AkpJ4KrJ/iAyKtGOAg7WP6IlNVQRzwNjDpoIGsBKEpYIMJlE2
XRPVDW6iZIhaOCV6fVtNXaLrlfzuPamtLXrA8u828cc6wc0MMkLeKzqQKEe/laV+0iI5f/SdY4RA
6a2IKI47GuWbK1UC1YGZ3vQ31PBvUCeAMji0p7uWYM9fNq2g7MoSn+Obly309JdcQm7g+vOfaS7r
+UcsumstVyaBHRgLQ4JBSng81EWuvPTgSqjCD+CrGFWHNAiUTgyJTVS15pCXpU4pi4qfkFlrDQKc
KFounc/ITfJZrANZtuyeLwq6M+bkOjQHF1NUB0uCqfBNTT9juWLa4TamD3OKHNTAH9su8+uAsis1
MjPn6o0XLUj9ErvGSqmz7Pkih06Xbs3P1d08ssm8EmulkKMA/GOqplGUCpubUEAiKP2UByeOTWQT
I30pfmT/zjNRhohTK5NeXDyD4vZCR2lkfo94poiYlm0D9AhmNkFPVXYYzxSbs05NJdI5r4PCAiya
F5VnNKN9g0E6qB34KPfk+Kvv/cuH1ga+4o9hNdJmNNYMZVT4q6ziEcxgsJTGScorDXT5PKEu88aO
V54GhZ1+jG2UEZdCRlsPvPFp7eRPVPdNQ3BKELRWrlsQ6R0vLYdiB6gFt3RA+iueJcDwDSlB4CG4
yrl31s/O6axRUfws0MY9ubTVC0nnGprajGCFlNUzsHfkH7wzEHqBd4yyYxy7VsvxkAjIFTEkrW6h
0ZEGigOQbnPFj3RsXr5nJcLh3OOImeAo6tlxbGjDEZM86Sr2tntVbEKHgemZHoQUtIF0ltOLJAKQ
6gmihUrg5Orztvb1C+4bAboIX5JV13V9PXzb6P4uJdkZQcAyyRi+cplw//2/lk7UqZlo96h1GUQF
3GSs7MsiuYxSrJS2KfpFtEaGdLz8wkb/Dl2+uXw4cjRlgXF1BhIw1lWoLK4Rgr2jVpOBEbXCWhwf
XJ1WzN859xxUYsVE4dkIYJ/ohvA3tan3ZPzcdkg72hvJwvtr7jo53c65WMsK4Qk3mkckf228kaMq
Oh9O9ZijfaARA1xePI1p9Vn/l6mox3nKftuGZNLU6rT89VRTvhVRZPi9ywF33Bo67p0nVFjjOjTs
yxtxuiQt7mTS8G6+1LN/Upx0+qzRddtXgQmuUY+wvZNFCue6/nb/CwdCLILpcBccONXvqTqbRsnz
G9VDi8B2gZTe+TN6eZLIhxgr7kW6rR9prl36GVi1YTLMZCGEaqjuH8gYtABYAZCDB+MZDmaZ7i5C
e/i8Lc8QV1NVpIeUPuZBM5upecPP010qtnAs+WMIErcFuTp/bQfmWphz0L2E4/Y9AcK1WDGVzJa6
3Gsb5KrSDkRqa1/3oaZUf1DAW3nRj9oVEnb8Fo9nvF/gtDGQR6H/k6Bx01eU0fcbs356+5W4V85t
bZ02aGGJEpuoW7cY48D0zhcWATq0GacXPj0U/VQM5OfPE0YAkWkEeJSx8EEo+AKRKnncFtAXkkQf
bb6S/V2Vy8XztNLKFjRoe1Vlpf7OkdYuyw0JUuWtw+SANTSDWePTFTc+L3H0HhdE8DrjoSyIGvle
tC3iE8YW2/asUK1QxXWKaI3Webq4rHyPDrAZmt9dDVC4pUlBK6e2AkmAvovBg1tl73OvSTp7IZ+J
dkZd/9Pf/zkVTMPd2lOX3bQ2e7gmf4h+gHPX4ex18GScJdNh1fSMyGF64yVe5stxEtfjxDvqfzk8
42FOYBSZ039O07fr8IUFeAJiposZKceo6rGIeM7GjsRo6x2AQnkDRFPt9J7TL3J9ANJtOtAihC/D
NTBmQYcijgT0fVQAVsTp+1SOQyY9pFZLXM5O67H+mXh1LqIbpgzDh0pHpuIZgpCqNheQ240FLsd8
igEiuzlSjTqDJkDD6EauR9/a8X5WoFxQvpXdZcFQPfGmLIo8LM24Bwb7ivmvlXGZMVg2Cnqci5ls
fNzHmPb86r/cq94BOSDDlotGiuldK9yCmCMZL8vnkCWWEggBuWwlfLYdFBF4dU5ywwtgov5EZx/s
gSlPnyNnW5esE7q7cBxEW+3NI//qO1awa2G+iCRoao+1xV2c2BnJ4Vo0XUfnpUP9fsqI11txO8zQ
idkxG6M2Vd3lYymFkUlkTmJ298Jj/z087GsYu1EcC0CdqdqgUnqvqDsR8YiCdD66eaPYaF8pqgJN
1+QDOJ+ZRo6RYDh9KqMpfdmn74EWWagNfCdmtBIwRwa/lAPaFWcCa7tllbOuM3LdlxRvDsImpJaz
mW3+0o5OdAx0FTUFWpnyatN7Cg8KEgw8mWnock1MWd4oyeRCHYlsd4/iH7c+fg3D+W3mgjRL9whm
Fy1zSYd0QrMGJHGxTcmq7ECb70qSoOIPATEbi4raBjfwkIV3TYxHiBRDPQlDN0bA0dFs6uHxmi9Z
viuwb2wojmGBhv6LsmrMU44EBjpWTVpyJDxeuZPFrBd+Rz8iwrk32srVItRp6t91YqiGeNTJg1Xs
hfUBNmtc0cAzulLFtqlNUgd2oNZdOizTgJRLy+2pC3VfuDSIIz6XHAEKfyMr16EKtuM73YEfdTls
dti/QejnXIpOtH3yVzhXoIbQ/D0DRvTy6IvI/6U3UCbIaWa1GrNTqkIIyRmQexTLJDLl+8q2LzWt
HANF5o3hOQ7bFJeb3fLJJbm3JiV5/hiwNjR7IYgHM/L4eV2rvPKv2haJBWxMS8rvgRAddTrvMbh6
k7pm0arANDfGgVFLF+FYm1fgFRVdvkNA2akEZZtU6968PXjJ115MjHc+/KfSzjBHQxJPSidJEMKd
3HduR3yl/AuOb1jALJ+rgOmthpD1g/xc4zBnfXyhv53T6+1IHRjJaAaBZtteYOl7MNwmI2rueqJQ
4rzLBtLL+BfZ462PzUhPgzygdp4qU8kHZnP2uvgzJRV0069y/zqYAgow0RkmrOFj1a4XReiYWwpn
IBufU6anE/lKyKaW1jfsq0O6kYk/wYw04tW/AulocPA0J1aNPmLfsuG9w57QYZTAJ1JTkvAvMnfJ
raJ6pb8x7HK0JiwPhHVkLP7NYejkW0AZ+ct8d21Dx5YVil3iOY6TUFUtKT9lUvVX3VCc38ru2rAY
SzsZZKB5UR+dCa9HLRrqBLLmaz0MML/MAsd6DUTwBFJTpev1fQaC7XGG0tLinHVcp2fAi55iJSzk
aYIqCo9ZIVXnN+1mqiOD6IZuDeF+byCLsiEbqCojI6jkNVpWW/6hyLS6Wl1zjtUT/uPGBjit424a
m804CRfgBbFTV3Z3eQWqdn/pbI3OEjcSvtNJ7jKhR3zb7BVQz7NDbDrecvQ4i4yYtVQsrae2VYKT
lrzefXCaU0mxz6HiHIcpzF3LRvlJyDKD5V9YHv6FzUSk6KUMPNwSOKdVM1YdHbtaeHV4XbMjFONj
uLh5RWO9+Bb3RXXYs39+pCtlpBXCb4Cvro1R28r60vup1BKvjvUTzMBnU8khy2EeWzQDkM8ZKynk
XXJVki9KAqvUmotxqgwLXETv333j28mNCPHPx50de6PmlOkI/HBhZ7Y7QxIgatus6ggYMzgwBrp6
VndqJQFMYWHG1Jc3fQFZI5a1ye03C+U/klifn5m4zxs3eiHHMG4HLrd2T/H/MyVwZlHXhe2EAVCg
pg1O3BD5RcjBPRsOie/o0GGQKoRVt3Kt6tR2qextRxIIWLJW/K6+BHKKzBnd/qenr1moULjWbeEb
1yqsZShDGjB2zqM11zYEN2uR1hU+txciamwjmBUYxm/fDvjoPDUb/IGERbo3hJvp+LX187NQmpV2
D6Gidl9zD5uLE6V4XDOiA+e5kU8Or78UG6T8qH2XgngEINDh0dwPcvknKNiCZe7zWzGIEbRk7bSu
VniKe5esEQOHjvF/AvfFQudgT3O06Bfrk3srVKVOv+kIgWwGsIhUloNK13en7FgtAPHImhkUEkL8
ex8pKP4WgBNFkSWtgGC96hj8LyEvxI5bQx1LvwbrfooJNuV/zYfPeAYAIy345ESX4jmc7BWq0t4J
r+BykFtGnt99n/D3/xJWoPPS+1UQSdCZC+DJCKtrctLr83gSPpILCPsFmYxU6h2kLFrkYAqN0SR0
aCtAq4kaVQot8X1+3nZ5zOe4P3pXPCNoNu4sNErKSJh3ySwEIlf50hj14B6pCH/0K3mQR7hC0wb2
ypOVaArGF9LODB72gtx+8tDhAvfmxFLsh9y9+Jbo2fa3J33O8HHA2mxyBNCjQsxSfMzG3EkP3nAd
tLCfn8xIAWnlB2ocXPQZNHGyUs8h+EvYpi7xgh/VWYMwSfY+vSeS+UJj5m5WEQ8hy6vPQix28E0d
R3OIVFoFUanFy+9x3s4u8RjXFfI+eY1cyA10V3lJLDN5ypincv+TEhOTTtraQdKkobw31AbWONTM
uN+Qq8OTmPgwkbGLKtIIYnsmra8ZBfuc2DiljcHXtYuAA7k0inHpW26FmHRBg2Lp2kDxltO3xCpM
gWeBpxLCf2MjtmH2q2Vj0vkepMRvZHiwRVolF4ZeMnU90srdgAkw/Ckyx9pZAlHunnAg/b7+1USc
Lf80boyTJYlApoFAoBGeON5Muq2jpwXR8vyAN7nttPG2WkUG5ZiWSr7NY0OyDmTflRND7eoW17bq
GpELgGatuaTuKP8cGwvIhqeVBR8cMNU/82BRqlhyVW+/gtg6upm4oQWUI1563Xl+O6bp+5bjChFl
lCfpokU7Jc96y++q16PcAp0T3pvnDN4CszIMA7/vNGIbAsP7SDrAM7cUQsPyLbyh/HI7OY/N95Xc
MU0I8QUdgoI1qin+Vnx+9pHmjhBxLH/WsMXHLELtjvT5Qz3WuUj8VmWdK/ocvgizXN/Z0KnhIH2n
9XMchS4RAlKdmzc69bV6a6SVOv8C9lfndSQcq0m7BEXCPk++jYql5bCXgv1dGkf6x6vlfsSnllQ4
z4JbfERABAnGgIlsC+XHxt2PJnSBwD5LhiOJPjj8RNhYmO5ks7akWqH6Ayhhdu/n7v1vt/xSL1M0
bj2P16TaBDy80eQ7rLtHVudiMaEUPO5OXs2lVztGrncjTGvLRBjjVs5nQ8pU//3JeaVoOb9cskYx
i3r8obED2gh+m1wcswEoNQ5DimI49ScBZXyk+b1CMJ3iRpP+TbI2DzYI1O5SeITgbMjeEJuhMjor
N8aszhA3lfRjIkv6T/eNUqXFhuogKyPTYPTpm9bcRNpocX66uRHbv2++Y1SapL0ugcV9idKTaa55
94gIBHXA2aok2rdJVMEw3RNRfbiqA/g4as5KsHWiviCIrAW7X+bxkuBpRFnPIbodPruOO881F9Wm
Zbm7BL5Uj7U5COx8i72UHodKOg7qOU2bIhs833dVTed3Su75t8ziKaaBBhxdGiQioWml2AmaIP2b
/1q9hn7TexKpDKF81b8gL5nHPWLC6r3oMz9Gwp/mrIueDFAr/yDHOzv4IdyT4wL4NuA+X/wYxb7w
l7JOtnH3nk+khuW0MgihWWdGYKSZqXC1mhliLebfrIWHjb2LUX0jE2AiRS8WxHnIWd847C2VE88G
rvCr2KYpDD+rAPOgIVBZ2cWWrw2I9h8f6INUz1UCYIMKTWcsSFs8hQLboVzWFCZKiBDSqTaQP6mu
83D0U59/lYMQM04rsP1f9dPr5/Ipz8LxJhBldY8aC2SHy4v8M4bfM7RpR2DRjgyizSYWjLHAqBa9
Me1V6+G8H0BT6Rj5ChKk+JnvDidTPjliT2VJR8xfxYL90b6Jb0m2sxZRDH2Y8uLeuTauPfiogttZ
QzdMA99tk2YLNn0SGqllY1YxAtQoIdAYzbUrNjaadsvhW5FpZmGyG5E3UjFk0MA4eIHkWk2xVStf
KfZzJppp/cVyr6zsvK+c0pF6gqU32AdW6Ea6QuYwB7QbIQtYpZrf6Nu4KfjGTrTgM2Ko+wId3cMz
VRT3+rMPR/uQNE0aulXHIBW/ufXJlRXnWenXeQfELfEifPWQh/WsrSc42LAP1densnUIGElW72Uv
4NI3OGi7HBSulpMaO9cnmJqN4CMxz5IaRJ/3dUKT2U2BZWOl5Dnsh2opwlc6fDhlHvsP2QzgLzYA
YJnvnDFE5RY65wI+i4dtwPK2voBExDa2wHFzyK07buoYfcxbMq/ktG6jca6w7s3wHBKr9qT8hpID
eLYzE+eFGePiggWqf+/0guGqh3qx20w8igAnMLfC2kr3KSVjsTuIjzb5wbracEkmouCVuwThpkK6
VvBiBOuCedj5Cv52ntjFRompoQV1wR73KgQ2+sYaud1Iez3KMLqcdAebrl7qnZy9QSaS4EiC7GWr
n1YmACh7TZ6fdjrwQfR7WoV96ik2DX+CUXAwH6uf8GHzbLsG6LejiCwHQEml0IHsmXHNgUDWuJ8a
3SXUFWi/ufy4AyJSYKZmaKbxXK9VD4tUoIXZnFd19x8bHl6BCkR1ze8XI6nc3suVuWQB7N37eK/J
FDpK3UgMLIfH0pHLq9gFug/rggDpYzSa2mo86FsvXoOHbKSU4XQLm4lqgS2fx0AMgQGaZZ4SxFGL
VSglGZTtzE6600GHt75wX2PEr4EoL8CMyNw/VCowzjWLbarYK65CArOWIlDGeAtVHLdveoZQSztW
WEvLFcjbIACXC/PgQheBtuIdWsDM//syoZxq72F070e+0YykC/kFAMsqZ4I/kXJSU5pWb/mLkz4h
z7rvoo1Dijj3E2WnlUek59taFHUf9Th2w/olaWm2v7k4CDwQwKlsoBiPjmKI200ENqPKQ6cLsUQ2
3Sm0VFDGHYNSQidKDwYDD5MW6uG8TSeXrATeAfchdg7eSRpocA5SFZR0hNOKe0TQbHcu+p4gxl8e
Jn5+/vL55mwq3Y45eCCQT3cYTdzMvinGDqse4VlGqlht2/jqlwLRa/0m5z3Ww5OYFbc9fh7x0eDU
iSJsGEMDvPaDQ5k0MHFlDkUfWmoL/40lQqL2ss8npRaOD+KZYIWx6iH47KE4j/GYk4zRhA9Yq1Hq
S8p6gIPEVwbLmZ2PGQUR1ygD1XMkoswtbuP7X/osv+kMuq75AkiAGdiUKEIXEY+R4N+kPu6t8y32
N5ynXL1t/8bP1XtIHqvqPmJCfV7PgJ3hkPKmhprNKE0g07CnhSGumnW/T7R06URwSyjCy+ropWSS
EPPoTWuxWUG2FLH/P3xpksM1eAQzFlE3rCRe0v5h1f+6/4ZQwnNzKKvAsg0Guy+djJDgviIT7A9q
GiLg2gYdpEaM4AI7gg0wB1thTkuCBHH7n+CtDNZIuiWDQzBzdKe94zgMNegMsFO7yXsDaGKKNWIY
Z0KeITgajTbt20k7lZgu+w6gUlQmdfpKXfDGB61z6GqHFdQMkM0UH4j/czmhDZemXlN+psAfp54v
8ZpjqiZznKHzbhFpt5F7YDyAwL29PcHdF/aM4Q1PJQcO+DlKLo61fl5QbsOCHJ9p1M34mPl4iG+G
nb48ouTvIx/RFl1thnpqtTGwa/B+cqoVcj7DD21czJzCvsmjybav2sxfIsbukPyReIbzkWwFQK/r
ZmYJysspV4gLwraNoGw3JlA3NisIUE+XpaYWEcb+noGW3FxzOleIPeOC7mlOHNw7/wcXiaDOsF0i
eGctDlEGnexLzvTE39TtlooNiAImR4+DPve5JPSRNDxW37R67sOfCfO1DItM3b5oIlVvSCyeeJBZ
80LxG89ziNShJqL/v9KroNIv+UGMw/pMQuODGxVCHDBeN92UsX/9w1ekHmt1Vpfn2V+ThaqjgGv8
/47nJCrS9iDACHeDzDe7EQXebT/hAfnqUUzifiS5CUmBjCs3JBsnidy7J77FNIS0R+dv0P6YviS4
XQ8Feig8h/QOi837b7Ixke5Nb2r7zY+oiH4XcJNTZMfX1QNBqTW/CNFUnn28tnyQa0kwk/D7GHM+
1NZ6N06im4WXBtBddqgGZv4hX7r/XDccaFhAxjmjj7BKSU/PA9+KmL1Xqk3WkOcM+AmQVloOGgAR
iXAl+4f2W4ctea1HaDD7+t592/EhsHOsZ7rlqteX+sCKh205QrMEt/Ah+Y/4E7Ks6mjIGdmhKj4U
26VaoDVY3zyxm0g1QKfuzE8q1UpOwYaqCCTem8D9MKJuVrVP7YIiwFRmXh/jVG3KBzzvTeXSPql1
eIRySJH9PrPevo3kZwAUzPo6TbxoioACUbRe8n2ES7uktW/f2szbMX3TiMJAFhlo3+dHdOUzOiUH
5DvcEvo4z2pV5GIJYVTtTjsgG1vxpeiUtQsOAUajTwQObsBo6wM7Mjmqk+nfcZ2nKJCM/IwEM61G
GbhDOkCSNFhqwlW9zBsnxg3a8fhfnnUKn/4xovBHfmVuH40rAWPTRy3VNUEX5J1GfIODdZ5buS3t
xz0HTRQR4YtIZiYDNa+Zeg+ENdE52CWI2UAzTwCCz372hIGqK5mXbLw/I+QAsoYRIoZ3BwHdkgvl
y3kwfv7Zs8X6nZO62Xmt0bVNPjCy0BnR1U/8PW7YhEqirAdJBBp4CzRc0vClFzTF+3aBkUaH13DL
pRWcF7Q5b6O2xMXHXO/vo8CFE5Qpgh9q963lDOqNG0qHYAa2ML58Oi0Je87685yBsCEVrQ+XEbRy
vTq1j4khbkw8/bNdq6dzc5vBxZEfikGvN1D7dK9/xMwaKdXH6wPbLKSxzfOSuluUVcBV6QaFaTwV
UsuXmfZlAEQnL5fnPoHgDCXcsn/L1MGDRp3qPa3q5JTLY0AgFzC1TH1G8PwZVLkUyfmY2pW4yxtG
6tVUAz67Kc5SwPKUF9uR/ppRtwUOVkDcSMeXzJ8LoTpymsjQ0NRbzAGbiYGgZJQ7wJtmLnryq9kL
rj95270dQplh1Es5m/gZWEHhbuFJIL72/VDvmtE4SjPckKJ82ki624pp6zDpT1nmKZ4wo8Os4A74
bogCEbWuYOTVE0zbKF0DLqLcRxPV5wKomoNtI9GwflX+0F1xW4ZDmoY1MveNzVQeyqmXN1Uu9K5J
SPR15ZR6T3R5rDIdvEd30mC37eo82AyW7+pRXpqBxobtL/q7yMS1HzogI8J47B4LsBHPsGZm9GLh
3lk4kgeCoEk9tVR3e26g2eYri8P3tVGWbkQOUVacfcwk4tBBlP8c2OfZIh4pf5FsVbvah2Mnrxc3
1jCYpALAht62Xfpn/vGW3Clvjxit3xilybhsxVIef2e9y6Ii8My/Bv9SWomCXHXO17VqLmpo7d5z
AxBRteqdj/wmNPldloyxUd/VlmULLSMCijQ2Q3u9IT5iBaV80s2bMdUH2LdWN52rpU9p2ZeG1MPo
jksU+VvmQxndixgoj11tmGV7GDUTrU8CE7hd87K3P0X7lIzgnqP+CSIm9bmjGnWrEIC+Mi+nGWHo
2HnH1o8yQBxgtzAVd8DW2yfYcrUkYFhgcXdM/atdJ7n3AU0KrhpxU7RVffkDGuzwnMCG3F6CUTtQ
Q094qKTdmjTy/iainiheVrHZPw6P6hnMBYVqZMBSCaAfZgvcWIUO+XLJdTtkKpd7SBNFXETK5L2H
rqvRK3N5tC6Es5gHdRfUw6uaR+iDzxOYroHe6tMhlkDMmWfDb7xCvP4ftafHmSshDDmpz7V7pTI5
J5bCLyT+LoC4eGZx8ZnKlDUQCYi8EIZ357DdOYNcq23JUFetDd9e2OEuaN7502UZLYbgtqQuhKby
gd329iCXgpx6Jt6K0g09dJAk3DRdiSv0d7LIL3l2sHfZpPhVfd2v+FteBDF/JP9yQVmjlmmcEzTo
EUXa/LZ6pDowtgqXU4T8+ygQTCg1LZQqJ8L2HmBCr5p3jZBzKKSqV5yIn/zkSPkwTiKq9KW+1myG
HNgNQE0gdFaPYq/kgPEI/IB5UGwVuY8gvVHJ0h6Q1OXtRTpo/1ec0tzJ18ENckecrSWQjno0sOEk
ucrlWbujap7jLJEvJRNFjiXOZ1mOMCRUY/vhS3CBebP+HBfZhfyQBgGwcDz67SSGN4T7mhanbs6E
a+KvZ7GMml8sJwZbjY0jTozkUn1383K5b8QwqLvhEfah0f+XhksW8HE3Sk2Npe93ATJTyO4/ahPt
+aTyUcP4Of30cyjAus6vBQzTHy+BbkFEJ9xnXN9ykxpqiFg9ihOpXyWE9AOJH8nfEJXI+KGuVYM3
VNHdRvn8WpHY/NtZsNFAu/tdEqscYlZFeRpx93RlsSCbk2oeZFG1r6wHxb8IWIPODvHvocr5CXLm
OAEnIQ4A3lfir2K5UVUZavFibNESqm196mR6mqLlZqnmelPDWqb8savfbW1myg9e2ceUQIt0YmZg
00q2Oe79uRS/jgdRhDawFD+GDOH05ftfYGHnODADIu2d8HEChbE2V61tgjTEdRLWDsFfVjVlKtm1
9x1mlYG/2ToFYOMPzpHO1easBAZSOUjsaP6qL50yvIQIE9wewy0sksGy3n2pjJXBhh1m7IYnrcwu
ZbGojq+iGxBeflerplsW5x7IS0L0R3QazBdGmwyzpIvea9bTTqvos8IO2NASaOy/tJVOtO/Tno+6
cjEi1J+gAKvnYtKa/RwEXYK2iflD/RHD4cP2hhS+CZJHbqyG1TZPWi/OH/LXhgeXObVMuGv8aZSt
OmS9VfXPrZHdXu0O27EtvyWB8zjyYbBB7Vszu0vBoE2fLd2Ussc1yPiROJRJKxaYNfjHOZMWn0i9
iAjL/7hnvrC75FWoGK74caSHCxB8NKPD+yTQApOFJc5s25il7GOsAzYVhVktxEJu+LDX+EOKq6xM
s3Z9/9CWKiShbwP6wwYSiY2uoibTj8NwwEJXIvoEmQsy3X50GBdTT1JZqkFwkgi7qQq4ubiEXifC
k7cCys+Pmbh6jXNqoC3wT87D3h1sH0NsC52eyBODzQPO+iRbsAauClbMtPVZfWAVkCitd7LvZ/xV
ky5vKvhV3zVpGzL9vm/TdSRtAGEWqshh8rr0C6u27kp9iWoiO8HFiF43jZulYnIRWrFhAP60/cY0
QvEPkrfhLEfrTqczevzrMnJx5HRnPCX76RDQLUmaW+NbJs/mXU9kwxqGnxIUm9+FdI8EoYmtGZ9e
yqoBMFEec2cbkYFK8mBd+8rLVBk+4Qn6psbAi9Rmr7Rzqm/Y2evLh168y2hks0yNQm8/ANOqWWiF
n91R8KoT8bvUtNrlam/EdykPrpmO1CVbai/Cspyoc6+S846dhSRaR1kK+VsRZaAURTKFdunH4CuX
ejN8u5c6Nz593tLPiUsskU2PWOfq1CIlv26vT+r9mvz1K0m/IHQ0MlSxZhVb59tcSPrpxB2gfowu
EueGtqXFzdCgu+oJgMcBLjnKIFzMRvHuP7roa/KEgQM2fXZjNseKhROTI/w6Gd8HJdgf83R/HtW2
5wbbULJdHB2VaRmLLkI/H+8n54+GHVV/fWEogxVAwRANRx+UovJckqrZSA20ypiWjcXGOt7wSvl8
Y6Q2xkmfLYEePYwS71kZFsHnP6Vpi8Q8PC4dm44ESIRHXseJ9MuznSo68HNZAFTqULv4hc8eukB4
ILlEMMYI1e00JOZsnrKAIigOTC1yphhT/JOPRDzi7qoCPSpLrvJ1aMYB76kCR1IH3WNp6mW6Sqis
MxNx70FMcRpRXRrb+ZYaNHE4hUvm/yPHS4fb8UmgTSHZ6owkLOA45ANsUrNec0sjoHQmZnUxoE6K
fPRmNOwmEEG9700ZyHUAZUWqZpr5DbftiaXux4rnIafY2I2VBX2k0ugiCUtpdPBkRPhgw1HjmNgI
islPafhckKRt/bku1NmjbuntjXkva/UByE1K5nJP15AGqYP2rSnpvmHHX32dcnWVgUx3HJGJcqB8
Lvwj0C+w5ft1+XH3c3rRgnFCN/wDMu26HDVM0BKkWhYiU4W1xbdUhFarl9lfMWN1qRdMvF9nlyQA
hTBsH3XXmGKSfil9sVr54AXE19Qe/k3SgMOoW8G6vCXq4fwCEPxbThoH0nivhrrZd5DzJkWKNU0r
YuO2BI/+RIWP9DHyXaw8WXdDw3KFNwWFkuIRlV/2863nxfqTnbxnjhh0NvXMd5WedUQQxQ85BdmZ
h8UdfykTrYRxQlXAYwMAMwLsAjFo3Yy6W4J6bVlQCfJ0WcRu4fJXXGg7MnFe6owdgJd1Sgv1b5dG
31hVaaSjaa+j7UbWsIcrAJEzw3lfVdYaInPaAzuY2N4/+gtk9x23ODiguGxAM8qtNH9NdtIWZfa4
31+bz5NfuxfEawwicS3I8omryePA3I2JV+LomOla5pRB+B5+gLBYFaRg3Y1UaRIWi4nsZIbtvSCH
H9JzKqKG2b+QrdDvXUX8MCrxmgyY5SmTy/VkGxErRwq+adH9gyX7E8cFlohdmnaOR9c4zkc2/+jU
ezWpdISQFqtGZnxP17JHFL17xD2XU7gzPZvm/zeBg2TwCOHrgHX4ybraR321gPprWEMP2xQrW/xO
cHHPzROcwefJI1f0x5hRE3V0CD7djIF6ztgJMuMkkxnMbkdhdfgVFJ23D1gmtNB+YgqWEqeRg4Zo
+aCJ8Wk+C0LKW9Qvi93Cj5vUSz3PUDsZO7gtPvkKdHFImrystdnleWsrDpLKv95u6V+i71OO4bJS
beO6Woo0gWigzm5sSNaOS+vsmbDaUGa1kQAloeE+A0zAWHI/VjgMOYQFCQylL7IpsXnbNfmBpdR2
oH+LQYmqp67sbEItPhXtK1ZAxeOvjE8bDw83XHYJNJmYLAZIoUK3j9Mw92cYNNTtlk4kEGFUR/Zc
PTsWysS7rq5y2h1OVjBFcEFJHvhyV+jIIyD0UQB4tscr30zYRntgQ+CXdNe7lxk8URDJduHTTFbT
gA87sbGiFyCNftj39ghD3WlM1yv0F4+52G9yG2sE+cc0/Yp69G+IeWC+qUoSLZg622kVEk5ZgU89
NPXIVd6Kx6NyDxeJr6Esh7qooDfUlVl1BMcUc6CPFUIvL352rDu3DTsZ8/wgHDRwUBvxh2E4biMB
8c0V8DnKohkKYEXv7+NmBGK71jsuxvCZEX54x3Q5nz2Cz+bllCERTAcnRhKuWQFFAjFfvlf5BRlf
vU8i4zvfph4ZITPbVscqeQ7k754RfBE50nqzvBBcmj8dbav08h4WuEYoLvx2xRjdq+KFOa1sH72b
1KS3/6Fs7CAEKVI4r3gP1WEzokh4XDLP5EzQFa8V6Urt4rZC3JiVat0uV3ynu0UcU+ANJTPLtohh
90xJ27H/3CCOn92SCeT8wf/PmD2zpgZCG2FxE0874LDWoEsgRNa+aDbQ3Kp1BrMPbMHr+Yig+Szs
QGCHt9VlI3xl2Dd7M7o+p/fVYXwk1j8hlG0g+x3CEhY4nZmUVZD4BHK22JNudTQUz4ynUITMiEhd
5HB8ZcO8ibf0ywGHZZMzXu2Pcz2RhS4cB75yT520J1kpK3ZLdOAvwK0ENJ/F3fHqxA7REppodwDk
G5lr1pcUydlM3PujCQfFE4IQmlWMOLeyQDzBRrL8gCP2m0nx7U9mjn0Th/XMCUUxC2kTuq0zIGCH
0sKYBxRDmCrvnZUTtmBlOMs0Dg9BKTGEIs6YxNJ5IPDbPduTqFgN9oC94Aj3eyYESSV7mb0J6eyM
Jyk7NMkEAgtm9x6mj8lkNaFjfuZDv4iInb56g2uaybwDRY3WQyYKSSsRswMhRY5VWejqaxCy6Tls
5WsLDBYjsSJwu9NbCxSnuOeMs1xIalQGCk3/M+pApNqn0ticyoIgyJO9U6Hm+HRLqbQYstLqOKG0
LZNqrmSlaVxSS2vlRp9+dlGPg/Y4DOb0ElKl9C7Z3tu7gLLUcejttLvZW6nxhtZFC9MNxN109slt
deZoL8jHn1DFUzv2CX/P5qS6ugEy42KustEkV64aIXmQsmgVprYoPAWKffI652FlQegSvMVj/M8G
2vp0adTeL6DCwc1IF7F0wIDLWL3NON1CIqXVQlKOA1WW4LSdf81M6LuwYx8gOyqXlvDsx2FXod3c
PqOJqw1ilhp1jDIBVfNWct7tBDVUSTSoHZfgtPFx/AU1GJ0SY2++QNR5pGl47HlGOYWF7IeCLEVy
JP6mWsXlGpdYQLxt4nSh18+AP9erIvib64yMsCmBaiFH1NKpjqpZesNOe7DGoZO710vvQOmAeClI
btQpmMhy7B5Fxg1q6YLAcI9VDK0PCd0ECaoiRpkQ4hkMZrls4dDY2uadZuwD2l6MQQA9msdMzbQ7
dbWCw+oQ3ml4jsw1jTcE54C96V7vpYJcAuxskyx6l/L8za1srl7J/txYX7AujulETlIq9nU+Nm9k
C4bvA7AEDsT0bm2jZQ1EOqAvVaaCZLtikdKs9xoM8lrGA0LpL0p1KaML4YJCIyfqLV2T/0AJDgwr
uO+nupmCokTue9Jtc/3Hjk+gDfPfQpMscPlUoLdTCrbSiZGE9yQTK24+m0vbG7Nbu9wS4hE1YkNc
fGRzY2JXCp7/po7vsbNRl7jCeVTcWHIjykd0GnNVKWTbxaXwQRsmtuN8lXyBSzYC1abKpF8kVWdA
Ti0ZY+hjgOjMHSgYqUNAVvssWh5WWeJ3PdDcbzxmQEZ7bVz5aWNn41ce9nG3wUdNsmZgfKbyQPBB
ujLb4fNUABpq0ngh/X2ku0sTHZk6hXTV2yGfGjUdXpeFs1ZZdJqptv0+5HEisEPKpdGAi4ttD2Sa
44PX/sb0RFrA/42O3LScqReWUg9Yt6iK+cHPIfk4q5boUl29+J9Fk+agCslEmk7OEgjF7AbvwpMS
VZEiM54ESw84a8DmOAMrf6GvTF5184t7LLh120jqJWHq5zu4QVubOllM2Hjyvu0uziC2t26AU624
9HaTepmLkxsTDn0yWaz0cZSJdMABPoLZ1WhDWeLHiVwYTVxvYnCb50WVDgjjlGAxZ9fdumwJB/36
vbnldNTZp9BRKNmslB2Sgyqr/9FNPWCQoOLvsFJy0/SPk4jtp2d3IymEUgrmZT4K+UlrKNuX6t4z
L0VLZhVImPrX18GsYGK9UVLr++lNuI7QIWgxgD7NuMurcSz7XqHWusa3rFhYW1X0LmSMZ+is1vCF
cBzQ250dxNklkeIYXkFoIm9HY4pYJzjU1zsuA0Zym6D/6qqbGoTGCffSl09Fb/wBIUQ3TQi4fLxc
7It4WYUgj4lyEwxOomBk0voKtmztjHwx6nVjJGgdFTs9wkB4MsG7J9vK3cxuxHNA5wdnUJcsiCqN
a9UVPZd/wDkQu7keT0ViIIjHV7upDJHlF2+FALT7auWL7BqfszYbGVyYtgccKpSlzDoP9aGgFXdN
J1QBZ8IjNqSL+dwmXB+xlH8+z7FpaIfBpxw85KoDKzO5qhn/EhD1Uc2X6b4i+RUqioR+DqSj7zj9
rToVraKqFoJBoU6nbwuoKyzrZvo7wZXDlc2ZZKKuGgdzEBzyJsUK7/HhaCLCX0ghpgFJXj1+mmSR
RtvpcHMrw+ga1999+954KUIaz21+Jy9fQqOaaTC6KMye7cLSm0ujE76nB09+Me70+kh/Acn9kwhr
l3ePpy9yk6pUHBlGmbZtYBCxWpfNxRHslMouZj9wib4DdAMHufsHVSHn9v69zb85RkIlEnXUxP8w
Fz9nE7/vtIU8mGB4FwA/LUDGZMq9ZKSBesnm6hIIsDpRkt+A1ZclTJaKEGJpTtArJHRqoda1xp9P
SlzrseYW4tKSyWsottg6xMJJwM7faJA7nCARx/0I0qHWYcfuC3QGhW7TKKDYXfqOJ/M39rxBJ/EW
LwzfjObs1z32uOkLERN8drif/Gp6RImQmzJk1x9U4dViuMBDI3bZ4tiguUzfOBGBi/yJvqIzORHH
PVXX5kCZKnTFpG43fAwGuC0L045mPY8g8snk/dgr5VcC2GqtIwSseNpep95sXgjoD114wwdmTUKq
KFKKI/ksJ8UosFA+vdrqLmSzFB1aOugikVRGsDsrCG7EtidA/2sxCx469DzLymxmele+4lteyXr/
N3C8L7db409QX9HOKkSrPXimflZHC4/afBYdviajsHVEUp4jykWDWFEitr6Ic8HRwch5B4TX9WT1
LX2nwIFhxZ/s/nFC62Vy74NlwHVWtVgwYU6FGnhcTo0v9x2x3NCpfg3JSDmba2D5Z9p4yNLMA+c4
mj+RyzAczaiX1iEYzwazFs6iQqs8MmpzteL/DE9H9iAijgiTU9JoLJo9fSWLrD473uifZ1sHHGdx
e3npXwIaLrmkLvuT49wePtDmbsw90FL8J1jwyOvBjvtuuY07yFcDeGpvVsdwo4cyMH+JH7FlhpX6
BzLUj8kyMohOmmJwJYgB5E4KsPcxW53QsLrbOsPJL6NwmwMIJSUp160BaCDf0hjkwm3ZNdPyah0O
cDLuk0t5pqVdRC0k3KFKZHDezCHwHiZLwGkDaDEglBaPlRcFRvgYLcRg2dSRRUu8GH9lGtj1X/0X
xq+aPfSSuZcy8S3t0bgPOp77KG8wj/5c7PPeKEaoQNV5aR5EizzZlMXb3aKnRyRiCmAST/QC/ZgP
ivE4wLbj3+XvN+Gmy4tIh2ODGMZ8JYdeD3xjW1XhqIhYM1Z3oMDA3ZlfzuEv4D+wOrRmPDoaSwCZ
7+tuelD592jsfqR0esl72WgRWVZVQhskoEsXTEjCac059rAKXJEJr951B+wixDDkgG3P7mLt88NZ
agTNJSMdnonFoz9gpyZJcUXulr9w/mBEA8U26IoD6qxX9/ZWnZnBFDXo9IYSm8hIXGrr1mrZ2rqa
aKFM5++au5bd1lfBHwi6GooPQ39NX/mBp7YJKZfQ5nmD4/fo7gRmTFOciJFltRb4rw8kZTgDfFdT
xeyJ9VCAtpRNXwi6GSmbpydGsaY51tp8IE2CuU1PprzC8/Y1Ae4KVxY2nP6SdwesJl8Bg35nEZpm
hbpiu0GeMrgSlR/V9e2rcvSUewu03E7QI2bSsb7YcbDA+D1kHH7gYQqGje2FaFFxZR+fqrqgewW8
L6bJXbRKnKHGA9c670sGPEAnkHe+vXY4xjOIAV5/et5frZ7H1iyYzNzy3OyCyb5XGfcshUUUwuwP
U5TiKdFg2Vmwoz4Zxa/0SjM9AQLsEA/GofY0xNtgHTdrIqsyMahA9pG/k7/uZZeRev28QXzhDOxI
gjZ5zRMxivQecuugKN4TSFNIZdmaZasrM5PxTzZT4+qJmJOHgP6llAPR0Q3G5+tKmyDA9CvqDC1G
5ztnNz9VCmz6EsnpZoEyYAtFPv9JVM3f0qmeNzeaPM+FEhO0MBDE5j1Xzo/qQCmpfpTWqCH3aZvs
VDoK6kB7Azn94BItO807zu/S5cqmEJCBnglINULHFPn2qBOqba7p0Gm43+qlS709uFCXgQ6jljse
wH6s9gufEKHObNL9NxuT85KAXgSfgxNcqOCfPgPD+os1mgI7hkuakhMRztC61EDZssy5NGUQKLGh
nidSQ1+2IwfySj8bZ8x6m2Gw2gHImHoGSizvWL4q2WIWsbwsX9CdyoGfVQa65nq0xNZ3QVV5/h+m
mEdeIqxiY44fq8GiEpjpbunmtuZCsLioJPKhalo5tZ236iSSABIDKU8x4AQMakk2jTiGoO1M26pd
5yYcmKa77i0IO1Kdf8vkQbHuERIIJULcfI0QPLoVGuDd+bmKzdUC+W6YKwu5bowXcLVn5lXNB4VM
XSfe+woAQooOW3zws4omc5bUULZf+rcGV/Z9nmcaGJBtosQxw7/JNYFjfSzblUUSAgkoEtjOKCXg
1t/C5Vu6UxuUGplDNjGtI7w/AFlzn5RO6X/9xFv8qXl0NsEtYFW1J5jhLWWhduEKu0BCsRl+D6Yr
E7fGgePOTOSo6jLz5dXPtziHVI58Trkh0FSAl1/QYDN3/3LHVhdlfiF6NJX6mqyZycDuENsQKFwa
QAtt4vyeP+wHvnpbg/WosK369A2FapwhbdJMv9MhebiI+EkJhFe0+osl6AvCcIUiBtvYa10btOxi
3OL2OtXDUFYVHvikaI9bLCmC8GGIhwI//sRhyC0hlcXeKELTeoExwyVoeogpp7pLEGGec6xHdEH6
MozYiKayE5SN1PkhbROnI1CRkEpQKGCSkmeFnNaFv+HGz+x6fSWuLA6naWYcBe2oC9+ig/rYI01t
p3bsk1X9OCK2HNz95LdTrrmTtJQaozqwJErow3Qo9NVd9ztei/Qt+DYbT9KcoWMWN2O1iU3kgRVJ
T+X2V3nZtOdueJZ7jaBR7rVCptHVmL6kWu3MqyjNXmuH8t1wxA48coYfTlZfM2+DwrOZ+6BvlCfg
ZiCaDY/vHJYX2TZcmGkdLvOcrz/smNwbK2qBPo2FXuy+8TpPIIAfm+HvUfVlroJ5SvqFUfQxp4e2
FQsxhacY5Kh1K9sL5Ukzq3zFhZsnHkcmC28vpnC0uWk8WhKzkd6Kr+fnF0n3WC57JaOsElNZELMN
5/E2eyOWskTXdQ5m4eggg9ikuckO+oFndvsqzWM63UCkmwPRfAMHHpp4UasQspK8C3WAcMwQVjRl
oWGRp1sULyQT/3VjK+7qhJ8IqULIAVZJraVG+RC2QVZF5cG4GVsB7UO17zY4m3gQDIq6mEVhSZrj
CecCwwmyq5xka9SG0h/9RLrHC/noi6BSJVwBufnkIjYh5XAgjJV4TuBllTapMhQjq+p4QFTgQReu
vCdztZVXi0Z4Dceczyq/ULvkNbv1nmR4yxl3r4rjBiE9HBaq0AuF9KV6IzLMfwZusRKZyszvotDP
Nyrue/Cs3nXVJ1LNqgUOupLy1ml2Dl1iOlseHhyZRfLZxAA1wtoQNp+hCZxHCv8QZSbBYuY2QTpP
9U+W6dbXHyaUYBPWena+46V9ASeMke7HVr4KoKeRY/eWSlQaU0GkHZ/TV99KTvUw5LtjMcrjE6Mx
vw7B+gWpbin5lvXTM2Kl07qjjjSaRdY0TDESWmc7Fg6X+FI+7x3VX7ZsiKZBQtCOjGYNGawYrvJj
7hauNHg7VCLezpHbPrUeY5/Spg6yYTy143LZttrS1HCu4iG6UbseRY8iZ/IcXySaAD/ClBfxaOJ6
/mSNUpNP28Gv/JYnSC3+qo74O15qupdaZyyaM5fQdGkjfkpXsZPBNy2/sRL9WUyHmD/h95HxGfD/
hBo/tBKsCUNGRM0dayFgaUjqPhQiPw/HGrOkg7dy2TNfpIeqTv4YTaytrbvY1leCGWUcntmSRCw3
bk+zWrFtsOMhnO7tI0vBx7exBqtPDX43LcYWGP9ezBQPpI48862xUARONsiOts3Dxny3f3JjoLDS
GAA9pPIGzoMFu9D3HA01RTsHqzVCose4tZOctn69GWebK+TiEYMi0vBSuVoyEVBVhyMqb9Lu3cWF
QkBOGdyYfiQSE9WeOO3xjnRfX7iIQvSeySDCA5Z9TRQhza+R2XpF5sSjl5fEZkLdAcERaImdTJfw
3HkNmSxrBXF1LgBqwrQI5Eba53uMsq0iyGsEpl9o68TeTyCcjQzSLTSOvx4u2s5Wu577Q/elkrDR
Ibye7Ig03UV68jPsqVLhoF9BrcDtn3gsfyngqGnXme4j798sAoI87SXo58IvxLClS8dWEey3dHZA
id/z6qFWsIZiKqaVnT/WotjCy0wa6xE/HRRG1plWRY6gx/bU0ZwzZVS35rrxGsb5jfLxyQyeWUQy
xXR031WMESM1IaHtX7bLOJgHBmuMwX/nrSObsVdXnhTFg66nAHNDPoMoCRJaXm/FJp6yNvXe0RC6
SjgSAAn5Oe8CZJ4MB63K4nkFYhLTMLzWfJThIYp5kkJi/wADjkfuLksw47Y+yTUcpLLsSJnLQQmZ
cAY33EM9rEutoxYHHJnXw/AjuDwjihY50rE6qYttxgXrFZJ2kPwovR2iCggDtQ8HOwYVASJURfnm
/HsAuWNnOeIAu/ObpBupxt7nG5heoS9QzFwYWS7c1GXPQpNqVTERLRKYtb6DFHtgtPxozTrJNuXg
ZtxZBRCXo0hiP9eZHd1GgOiMz1MZht4IkNIchNT6ybEXmY341Wtj6KtFe2V3DgcSSVqEN1gYvtZj
sEd7sVoU2pUuy7KB0gMYC7IFHasCdxTQDUf3JUKk8lp0C435hzhl3bZKzhBbryC2AKslOjq7dDOq
rNKZ/zfdGp676MHkX+m+X0Raa4Y3EIEnT2tJ096p1UeidOmPK5KeBrGbrgh9bZonmg4wrxHcSShj
ljuQ6/l1/pU0xiscOM9Z6STD/kUXWhoO78B1acRlV+Zf9Bxu8+duigDCccnbU2LvgETTp63LkTNL
W6Rko+SJy58Rjzkb+WTA+g/ID1BnVv8GrHC1hLuGPgNjM7J8VNHs66dX8w56S6svLa4H2geEDRZV
BHR9EK8Rt7IlBKK4PBl2K2SDVow7pGtO2oa6ZUuq+3qxclHKu3bMeNgo8TqXbVOt+8iaKVhkxZxb
OsXhTQ4YVUrQoas2SRr7sxOjvoOIH79e78rvw3hslo8ccWo1PRzKAAgfnYlr3tzUJTY/AMAQdKYt
1n7V0PY/P1sGmeDa2eve72E8WPOigXFoJ1tiYdLvOm7vrJtZ61fNVEbcqsp4DJi+z/VXmTDtuWIs
NcoJpjK3551URAK7sKAlzDmc3H0hqI1tUbqNmfZ1ev/NRRGlBXjXctrXgIxR/GjrFqJ5VNPngi2v
cA0KUiHfPaCQLNAuf3ownvNQBwVVZjIPusfKCivw4f1Cma66dU8Cq8eGZQGqsboDJUggkriy6G+j
F0u0EDu34wCFoPPrMc65n5anChk++vQl3tUD0ar1i3MCF1SauiundhO8SvGyahMBaEq6J5otlTy8
j5QPajY43/nBLX/U5AekRyyeRStSw87pDzAvVZmPqObDXwMxeeOnkwc8kWXhrX0BuX+35GQMREFA
ur8b5hCHFrxa084cKq43mYRITIJshXvFUU5VEmv076C8Zz91s/oBpdBsC5t3FCZZMr5C6hydGg8D
jhbhAwW4B4Bc3vctvYD3wtv6n4zvn/TYglffDMNV+rqGZ1EBvt0IbwMSdgRwmp0NnUwo5B3FPxAQ
Yhmia9lMFdagFYAdQ/Q6LwFi/gsVpMz0sJOXi31whdoG/tvwWQVIbw1qa9WkDMCXsgx7DiH36g7X
120JzjwcThrX7nIpMowOxFAo4I+1ZR1jyAqGoPYrLXlWfqHzUwcr9WMpW4wo/QRluay+0dPmECZM
OTN52T+7Q4AeyraymKUNtinPyASmuOtu13zGfclZd3ZyCsFLqkjjsG8f3/vXxvrNps/ai9SbGP6E
ApXukKWN1ZCFHJ996UVr6FIBuAVSCre6fGntZDdtiScRfIxTt2A8d179OAMg3qn5nOyOK4oQ2Rfe
SkT1iXa7BnP1mnkJjg+D8xHdwK2JpTGx4WCldxKCjz8dGzvMxkzZVwXg/xuLYt9iO3RF6GDxltPT
nDqZ6N7iwM3iEOzBWIHDilO6fCYVF8fGHV5dOmNGGiR2DO9UBzoKBEsc9/d8F1PdYB71uPdPEkhA
gfS4bC/v3XqtmzhOI4Lz3ADApTFgIz64vaAc/GfY0brfvBDrYyCkEa3nwjK6ZZbi3yWA4aPJ19mq
dzKObAduG48T4U5oKiJS+IlIBmKujrXOXB8bjsZgsIIg5O4fmlCOB7xhFNgoklRrirbmyIHTQdaC
gHVWu0aEXvYGmNyhhVEdAn8v51sfF/t7VaP0c9EZNEyoZHkFmLe4CZlMz2DsdMbclE6tvuP2YRmb
dZW3XyZniugkwZtEeEo4wh3hF0BvVAWqtZGfbop4QjGux5O7Gdea4wXMYGD6YUBqIPkLXvGUp699
iGywsaKWY7U/juU9KQR5w5VHHyWAgFO4GYiLS4U17QnOSR87CFwaNDA3rf9kqoV/tGIOwIk+fD9w
9lVnaifJRWLJdXNAR6nTF/pVGNpW8209QeUCj4pIT8hV1QiYmIW7gvnIjLp+iSbDj2xbA6LFGXJS
Gcx6HLQxKakN88XVPOmmYgXaGU3Ypab8uCUUn3542NU4eSWCnIdTdo1S/7SJhsgOiclCDcHeW/45
WXp909dnJvLoijK+tH7d0i0h3cIYGFe6ixQouPAmLvJ2/+G2J+mCHzLmPb8cP6HHR0A79fi32uIA
BohWKX8hW7JPf+cCJbar7j5hCNWLo4f7ED+c9yn0R7l49m3gkc1wuZbEUxkVK7CRE0nYRiC7S6MT
/kEsUTzIuSBqnjoABTHpMdg9Lm9W/X+gbFt0Mkl6HJ3SmdS66RmnvGtrvDrphCuxd7d3f3TvlHoE
tu8/T3w8r0aPyrPE8/nKcwlzylr2ydFMY9K/Z61EMLfXSQMJz0d4QueFXqcIGc3Pcq62c9OHeEPS
2BhDgrelrRFYDRPVhaz61zkmKW5UQjpSTL7igwjzgQfUc7PrKrhXy7/kQ/9tR/SJxvRbuuuBAkNy
lM0pE6feoPDFFLAIlpS88taCmT866oygLk74eO0+6unlXE3Jsosf+oUp1VC1bi+eP71PoqIgCHNB
fkdcRR8H2tb8F+zNitiP4LtqhqIEOVXgp4BH0Rv4dU2Fj3xy6CkjkzYbX7u3yy2DsSgy4ya0lloo
RWx8ZPey2SeXJ/cJX10x9re3/WOoeF+BMq+fqR0e1gT6A5sReDrr3m+mhe0RXcldAZzCaGqpnYSQ
+NayW7BkbBVcWi0wBzPmDnkg+KAOEI2Fzb/XrEkrh3o3XfbI7/ZmAvO9isXJdUWR2+FbkDkIUb0/
YJ7XxSx8wwSSH0MuqyKYn94Ak5WGu1Ia3WL+E+6Z1csQl1fBQ0kMANg1o5PtlDSwvVVjGHJPE66C
wWC0fEZTRojKmBqkPCgY4+WUl8IDZJmtkE/EKJeNegJtuBpMzN6j09669Vx3HYrBwnLPPL0DY6M0
jYhT+qWLQr/zrMys9RONxF/U+uGvhSV57hAcukeYvWVCYFJohAeGUdS0hIw3BgRH/9I8+H90RArS
2Ax6b2XBrT9tFRbkUyoLkzAemqB7uzrMUmB4nwtfWdt0M5PUcqBKyE1BWqELxiT3XWtgbt9g3sbN
fCpKQbS7c7j1dpX5yyYlXRaQcIIJzfSx+zrhIJqZZmxVKg8ZIVeKy2/Z5JgiEbC8H8cgnrQslzHC
vK48m6mWFVPT+C2Lc3HMjNMODNdwjbmsxm4Si6vcHi6kgDGPOhaoi5AdYzpGSrmzCLpx/FknlwxP
xlLGdQRCmoH4lHEmyQqft5F5DW7gFguYC7iXu8ha714Vyuw0FytivSTDWc5F9yB+LHC2XcqhMVqI
JwN1osfRMH75f3gVqqGg2jesx//uz7ZIHIm5k+ZAj+W0BJ5C4oMlzAD+8rFHdZbWySdEEaKiu09n
mFsqeKB5SP8S/QY6wPzMD0RALy3oBVfy68Heat/3hXrvZvLTBKymHRgQGW22kiCYa865GOkOu9oi
ALCNcleuWh4A6wYgdxMzTTNtqMiWypd4VQfyGzmOkNoGjTY7a6jBhDVRhL67gbfh+b2vMDKvVa86
Imx0EqaJ+Q/WhdnFu12k8fRuJg9/8P1EZyKACj2yIsBVKNtXekJUFPrGEMB5kHR4vORJsHQ9+Zyd
ctarLl9d7G/R5Q3z8GKtre4YmXkaSYx5S9ExJLWiaJJpYM1dFb12R2WfHTk1RNKPrCX6WA4bZnj/
ojIyxypH0QTuC7tGcjws0fYeVs5RM6pyqaigHc+ruM5WPphNvXpJ9boISAd1hJeSHhjQhem6lz3o
nwrH6xdpi4vBw+ZLF8poydpJXNI/i2igOGkQsWBBzKVBt885M469l0E/rubW6rgDCDVWHYQuVkgO
om7SnL2/l1zA9oKBYVU9dUVqKpp6em1KP+NvycbgxbcYDfq4bIt/O1eRAK3jbsCC0/sNXmXqh1SC
RoJshH9fWf93vcjrWD2WH6iJemq5SYh2Is5IgRZUszKvTnecaegRTISWAhGFU5lCAk7DhkQ8lMl3
dhJ8bAol20Kb8rn1DuD486l6nus6NIQnwNp6m7rRIEpOjZ5NC+rqyQGd+B48J4+TFmQ4nYNNzHcl
K8pJrUP2cZcfOHMN4yzPnJnnLDzTX4HfrnZ/qmFoxC2e8H0jk9R6ubxl7c4rei4VbO5Ro+WyAg3i
Zjo9o+DJMyoczf7Gz86b2XKx9wl3AT0p5ipft4gb/twfJQPVuXC0SRQjPj+txahv20HWFNUpWYHf
F37F9uqLNNORln7pZ78tTyZ9Vm4tTKRRoYIIe0SnYv0nEDea6+FU4InGCKeO0wMqREKhZmHdbIYk
8gMKrniaK6tFLIAYgBUANfs1RzBpx0uRttAHTV2Gcq5oMrM+4NNTaOprYkxTpT4FcQOnPcTfgExW
KYCMtUR6OyL6/jK0k6tGPkFNwy2seSZfRWEz2mG3Ajml3c4OGYWC6Yc2N1O8X8wutiN9cZk6XO4z
BXuj73YHPp/z6skGlwRMkvBfSrCqInL6JetXUCPsltHwRlWMTafORz23ogYmnwFta4nUuAYUI8Bt
pnGujUBeiv1Y1id8DOFh6gIl6jL3gSckVKeQq5fgKZPW1uLdkVTMTcWGUQ3dRTGJqp/mpE0ejIWP
+mykUw8+G8u+6l8hMhmHXIdT8H6DDndY8zBa95lZivUVyR7umz/Q7XNVfyn4HXllPbtkjdqqRkxN
Zozogs5gMqQh3fzOtNaYb/NutQLr6iih8KiBvcgvgiIDwjQewYOgKlNGhuL+q3hnb0kVqTHPg25c
tMUUhhr87iXncaxDfNd1niTSQCOaqscl55J82WV/cLN6ihIUn+Izcu3toq/rYGcSg4UwOg32ce1h
+ZQHc9zLNwr/qvFy8cQ4ahfQAcifnS9846ARXr9oOlFwWO+YWC4l3ftZH2nKzR98/qKVX0n0NfZR
aqV6t4YDEExJKUWflOwmu+jSvpbTzwF71/RiKLAFWaj/WSFKTVkjRTJ4/V/t+OLmIVuKt9s6l/ne
I2IPYQpwYCgpQ4UjsXrj1igCJoX352+R9O2MTOQfl9sPAAVeTZxeEIeHSJqm079bAfAfYLHWKrFf
BHMzYI/Cv6Jm9akGP+FPmBCox6jXon8M+x9ae9MUmC8VqTAwkeA1daJYGTixI5c8QAvVn4XQ7LiH
AyTlxy4BEbHc7TSkKLaYOBjnFJ43Wq4COKN3S3M8D2+UJ5pPQxv+uPpvjHrWcYo0PbnY7AU4SQFP
gsVkAFzo+zZHLZjRcooI9S2p7c3iPUDNeCXmpomJKIhrA30O+twFImwOH7IkLON35uqZQal52JbC
C8Th4cAPZd04lnbU//pKvOKY7vROQLMD+hlQnnEbiKkd7oAIylrF02w9qeJQii8LM61nmDyhs87D
6qbWTFukPBYEBd3ZbNo5Hf5thlOPqdMvWz6dVS8vOYdzcSnGLh37AD8/mOHIvB1ST0rlk0vPHKmK
4NBq0yx96fd7YCoVBVR3t99aRZWk2n2qRl5VS0T46gpPcSKF8ZJAQnyhfarP4g+Ret6T0YglVSNR
LI7UiOgWC11GKBKrhMtVKWt5oBHuuTHWxcCmG7VzeeTn0SkN1MQBvGEOeF0tc9J7BlPZYLd3631s
zyZti8nlP7VFXEu5CD6A2VTT9XqKsVAMTeu9FEBKfX+794nY+etawTGJqdnm9alKjFFTr8/ippdp
BqdvTXHm4putZ4nOQJYEk4usLS1s0JUZZV0SdC6qKwo+XGtAhcoEAzQ7kniILui0h0R9/7tt+cwT
NOxex4Ch65jgzhAj+aG2nSZpkfN5ZlZDKqY/NoU7ie9C9OHX1CemGX7xwpEFy8r2j5/hRej4pk9R
icZuyb/xFj94i1TBg7i5TT0BPdiaDZzpCwyUbFEMyw3zuQEo/P0QkpKkNjX/36dWa3Z0yJaJ0Pjr
c10dns7i4XztM9wSINLCg/izxPBlCKSbdBbgAAIJtbPdtipwcv8Z7sDHgZ/g5Y2lIpK9S6+9lE66
tsf8756ShhLPuJHUvbT8Y2K+uetVL30bi+j28BgCzEMUBErYFvErzd9S3VfRvIYnPkmHbxsjk9rc
DUmu4s2gyeZyPDl/dn1JNuevJwc5yT0otfg1svuUx8RsdlkaDcNa4gxH3N2yX/CMzZNT9XpkdvRx
Wd6d0mlavazlPu+Z8vcdnQYufRjWoBT/FQNqHcDSJ+SMr4Zz+2lAFTNiCyu4HvEggh9FtlnB8smL
z0Cy59SrltnnDizUaSQ89pOBxYPurIRFVCLsUefEY70nLyu9gXRy6hV9uPmD0PlNXeQII+6TNYd4
SimsnLHb+XSovVMiyjiEohJPhE/5iURrVzqO9TV7pM2tDJTmym/Gjw8BtdHlu0EP2dfEIfXAFgX0
g2pDEJ5NWOff0UZ65MXmVT5dLTXfz3zeUdmZJTV65uUGPNZSWyBns28ZZA2/I7soqNrrlH2UZks1
o4/OQj76oSi8CLLun8g3kVRIw88kkPfTLqS5Z7kiJB6H3S3OGmj1sKv6kMoxK3WzD1b8SnZSLn+n
0mHR2H96lMtWt3U7nIHZzgOpk6kQqodtSNlGANRRRmh2mY52EPPJlbWSqbrxzaMkxc7iAZJ5U3Zc
2iX2X55jUl6EK+2e+bUfUDw0eHuQWimrvT+28/IZ5+Djbb9E7CRI0Uj6U2f7f/ev4rI6DX3c8t4J
mt9hu8i/Ts44VdgRCuhtdWtgrKHOd51O8AOtq17etl1mXWY1JKPjNlTydTc9d/tnCLISU16z0sNh
XVAcFNMo+wZlyHRA2b+WjoIqt8Y9Rwx4dz1bhaCWu2TohNr0ACJpawnOftbQNuadwNSJH8u2RGoO
6dku8EVYnX9nBhIze/lQBU5SDAVPL3Y/L+mVEct+MrnUC318csP+YndDECeWOicCL/QlDlBQ67Yb
J9/qprMqwHKcEqlFXnRBtHSpk1+FFuP25QpA8KctUzGU+hwlCqIx2reDFuyXnzupL06ARbUwZkVb
Op+v/mYQ/VKx0xhL6MAlt1acb9WQydTOJQDtBJWBKT/z9wuwKuQCO49q7vgtpBjEmVu8F5mMTyQx
gAPFAQehOSZsVU31vBwoUjMJQmrNca8vYKSmVr5hz2qI2foG/rs7tv7h3eowPovlLQNfRD/dkG3A
rTjdwOMdtEhEstxqPKVXBiivHKLnHa9M7tGcC6/0jaO5UDDP1qKYOqGbw7MqoUxrVMoJLgIbT/zn
iJ3/HJ72iZGNXnn3FxaZwS6MWv6l+qOVccz8pUgwQnED+vmggckhKdI9zX+FucRIpD49zq8s8dIx
8U9eygFtWec6io1IqAH2q7KTJfh1albJq4uQGIDPzerc8m38e3LSFwXUgbewYcLMGdcePQaT1c5H
vg8UNEm4VJ/784QuciMzhsoa+w18m8C3M5FZaeKwATLtGJaRvGBkE3aNm+OtSQEd/t68KNVlVPwc
vMZCPYk1ioP7ZsLvBIk9wEjMBoW1tB2CWogIZVO2kmblQKE0sAHkZ9h5zCmy6ws9mGw7lsT7ipnE
mwri78tbcyXdsq3jVYtGp+65PamrQghw7OjwxT5///PknRda/NU8r8u9PeNFYG9qJGpXJnYOUicP
9yVn28iZezJW2wDQf/YO69Y4In2hL5GsK0k3RXcPjYa/z2oG1HFw5ti669e4is5sorpWELoXqQbH
TFBgS46uFQWeh+URyU94KT2WdZQc50B05KNF5P3LrFAAs6dBPVt1vfTeFNTpSBaqKjvHguMP4zrb
gug0D7OVpkYoeFuru5XQjn0MnmqXGEnKpvBMkR6jGvDMUjK6HssvBFEiNqMEzvAiwrqGN4Q1Wj61
63ElqH0eqau5kkboNPmAOwVjtdsFS2RCfDxM+GyBO5Bn68NAIW26T7/COhXS4F0YdAH0XOkzOMAn
r8mWnEY3yHawQOUeFlamUQYVkI/jONa/S7fXy9nNZeC4EQif4TNwDGPcrYwkBJykpjW3jGjUQ7al
u7hJLtl/AhjQLMtxhnu+kFcrpOgW1I9xFcODVqSKuIJmqm5MSc/KCUai9E7DGT3SHsiVLgir8wmy
mZrz1hzjAoUH+lhgRG01mZm7SIwTE08533Eqh/OrmOOf5zUkmlwMjdKhAK/mui1XlUQc4rr9plVA
PCG3x30Bm4rZoAWL3MVB0/N/lwp2oZZ36bXOH6kqhA7NFNoPXCQt0SepUkj9TQxwWx5d+/BvbT/C
C13egJNqt6bovNPCYFn3dnBsgpi12Rb2dm8si3FvMdHiBjO3F5oxmK3fM90of5PkIRMT8I4+NC66
6/G+vdQtEN7VrOdvkrBhrbL0tvsIbMWQh8au68aNChvaRAualJm22Q9+6VuR1UNQRu20Bgw365XB
KVkv4GbSenUNM6HZuJFTEIE+qLdzk1zqeDMx7TZJR+iADEWnA7ERWT3M+NAIjGL+kYRrysYVYe96
WTb+jPE1vg1UxZhx9gMsf5G33ONWURfvpA4amuZ035UOvRs1RrqyHhd23TiPhi+/1ezPRI4C52UO
uA73vwZJRE+uNkkYydI5dA4YG8rlXvjbDCtNrfvIL2iwUQZa+z8pNfe+Jk4RV0Le/ZlGDUaJZpEt
DusIVCBxEh27ntJcqpZK/kLr105N2r3LvWSgoyzEHb8Iy2BMuqfY78YkAULDGphgi2TJvIxEO3tK
dmuUrbFXirPrNRT6xWfRxOXI7QwTwaCO1oWDp3w8PBhMvyCxI3/4ujfGyACdEJHgU9x/gI3+oG5Z
U/8GW8bL3bA+Enpak/mv+DQA1FK+kVT23ZAiXG5Ndjyv5fVNXt0CzOBxVjhHkrgGMDFF0sTmX88s
sGBUmD1I2mh9Ll93zqs4AS/OXfB7e2R7HIqBT4GokoHCr83pojCQGYcdA9J8uqn2qfAxXaBuV6N0
xyrUfSQV129TrI0U4vvvWSv1+c1r5EeJeOhCETWigvfQFQzJlhOu36VSu0WFrJ8P2dTZwS2L5sc4
Rm1X1z6O2CZmYB94SgGxj+Hv7WK7ycZddCrCe8R1SrNtF/BaPiAAfn8Rhzce3CbmQxH++XWHaSSx
XDu/laCoWs+qwFog1nfNAEY08MlkS/fsqjOVG9fy5acwHafVaMbmYbvBqMkeDv38swvVapCTwb7H
OE4TXiO8cSpn5uttG5fSxQNEdKEPZRHlvkeDoeZGM0tF3EafuE0UZRKcdZEM8/hZqPS9Qldm2RbS
EK/wH4DZwoOJqUFLH4dZ4ZRxvGlz3jopPXWiklpDVDohxLSx+x030LBaJ4bjDxBdaKr+I61Z0NnF
rqHmTasriaCRPqy6LYDiWcOkUqH9eLpxgWZfbssVVS2zKtiei2b+7yjs2ekwHVtRp5vYoYdKKz7K
59oepSzLUdmh8u3N81G6BvBTt2vXK9THtjnlqHlvhPwsh2TKcUaU4zXANc4wiwHVLlhUgTVyH4LL
q1Gvzb6XmQyFHO/TwXA60GNg+/BB/EkR45w+sticFSaXI/8+4pJJgnPeRl/QuvNIqFpI3M43c+88
hvapvAUYjOIBaQlOYKznWCh9YN5AHQJll9uNfEmZHhj0uXcsZsUcCEwY63WW1rWb3AUqj2+g8uv0
7af7c+trdYULubSnAPVb/HsWeo0ZT9MJ2G0V1WQVMecGR/picC1qks1oRac30ceeTw6pIEsg26WY
JEAjpm7BS2WlYtex6VrM16CkvbrBY1+PBBYd77jdcfaIgwyisJvqVweMqEbwsK/ZWVt/lJJozQP3
V3TYDIM6hA4xa7aLQKkdCIxr0hIyX+go57ynl+kQ9XIqXCOfs2VutHcT+S3QG4sH5zRewqgjSl/F
07JWq4qc8Ye8QdsXvmbOXv5f4cWy9PfnR+VqnA+zU6Bn22m+KF+Nv/cRcoi7KTnESGLzOEQnGM85
LBPRjFsyPzqVq+P2PX5KIy46f76REfSR0/xkAZgVJNT/a9p1hABLld4uW1VDrhhk4wCeQo4T0o4p
BN7rd2VmvE+hksEJLEIMiy75KyMV+9fTCgTeEhTK6mA0t6d3B0KV5/QYupItUrpn6HVVwEQf5Tkj
ev9nHwo7PFMtiCEMVbkF4l8P/Jaf9JEkdXSx9m1O/Tds7m4xiyDdpirb3Z/ULCKDHyezkKDoPCCD
fZiEM/mEdQOsAr1Ts1wUMAtD7heUVH70YFl9IjEW3yTyolbGXg4mSOMSwN8WWJxUW/pVhRvi8vLx
Y2gLyKzeoPOiOarc0fiGtDImBFks858MVPhKGU5RbGUSS3FXYTlUgtVOBLlh0mej97kTSQhqDaLN
0Io6AQtBuhnr7+rsPe7xKjcAUYhSf1hm6bc7acChLY+hdVlI0ZzDOzyCcQklF0pu3wz/JdmZ30wp
yFkE58oxx0sogCsUnNQfXPuo9dlFH8Pm5smbwRBubk+vJyRw2T1e87ceqMHE433nCcoHF45Pmd0C
SWQco5u34wz1Ck5XlsAoqtSYqzx5qfBOsqGlnQ2jF860E8dKtXuinFG+WTNUIlA153BeV+llR1+r
Yxzo5gf9ZbMIeywNakKJBzVKdJ6jQPfk6+acRwtMlSl/2ZgQU5bCq9DsH4BBhXBsLqBNPrMupSho
JhnbxJeV6LfUCbNywqrQ2g9anG2WXYCckX3DlF6XBY462Uk29bvwQArjfmYk2N1UVRochxstUy+0
AhlcAKzwG9omA9zaZU5rs9r/T11xXrwynjDD4ihNPkYt5WmJkUD2cmsBDD5F5/BAJtTd8OXRWpma
MovhzE9fZ5jFNibmpwFdCt46tCcS3yjHFAnCvcJhSQA7fNxhIUhIlLcMuKDXHt9LxBxwRqDDIsu1
fR3B3G92BkjaEzmlHSol1w0pQo0EW/HMb9q2KUV326bt3q19sgUkYEO7IdQ0djtAqtf0Dwjz0guk
drRU2d6k49z1Ipwc4K9qVeA4KR4xw9xNprpxWNwQizru+svz2aGSuqIFsFWC/Dw0m+Z6bZe2KtOh
YY3jSa3JJHYoS9E8h1kvspNowNhT12kqUbxSW9Q7NYHSr/eP49Yg74FG1pWynmPWTNyenmVoBtQS
/Vuxzw3oiZltL2rrzZxukhytHqRyeGpZoy/ewf448IcmQaT8P+YgPPCAyYOarampUj6S/yYJXAkw
kcMzUrYDAf3J98JoDifWsiZoOPze/tlVYx9UpWw68mbVTJo2w63awiLfPC6r8KHheUXJxzKtIkPF
1iB49sPn6gzMA/Vx4E0wBULQu2vvuMyvZPx3CPuLylxU77LDMw4J/eV1I58DRrroUJh2Ff5GDF6c
yNXpy234gavc0VjSHYzwprJ++6OJQPamivqiQPCrZ3U1TnXfMmDPxT6+EtcQPYlUMEFiHeScEFQr
XwK72ODeYHqzHo9KdNHN6ZuVwmFV7oAvG7ejA3Ow3yvVg3h9tqzPXu02iZRPjaID13U6ag67U2cY
HVXb6puqaN9wbw75FNkSi/ghIQGpl6G1WEL1jCt5LbGszA6xbrr9Mlz5MOMcp+Lvfwp931T1agmD
5EeSe6tkpGV9chyCHOp/Q5PeK9i8ysOmSDFsJoHAymggpNnwhl9mq9KgD8A/+pN9XwrWil1RaBAw
nDeavB8sctwQxmFveaQSV8hBWUkBC7i+W1PMu8pBBjumvj0lS9x+erZfjFP3ohLC9okEAUwUf7y8
6HmHiW4U8+ZdJIYBez3wKLUAtfHn8N7TwPG5Hn/SASJN5cghBG1AwMnXbjW5IM0yN9ZZ7lPSP8Rv
x4IAX/zXvodkG5ntnsHzW6rzrosPG6D45Z9tYxxvJ+oOdldbS2xOD/06d9+f3Wrssvss9/MLw6+d
C4Y+aR6O05eH2C1KFM0tSMA89GH0ZowGUW/PmruOYtp/wFMaKZpnegZzzts4TTS6P5/OW9vw3Ltd
jR7LNs83xpS8/wYq2T7iczPd7gx5XpI78fmyVCjZgunZXlhmqWSOCQW1N9b5PvnuBsHW97R/0Mp+
HAEoGltKNnw16Q4+9uXG2fgLPpZuZYB5NPOUKPA3zFhoFdhJsAcY7dp48fL9bubGdzxlkf20veEV
lDXmcwsRW08NOf8uOZW2xM4yLAX/YcOVVVQD3dMJ60ZSZSdnT+xPenAHHpQozBVBuYpQvKg57fEk
BaTL4LKa4SRlBhcLu2p87YUytTkjzovMx+GHg0segUBeHpPjfwvMY3ycTaIYwW6IcY/m0Ai+0Fvr
CzT8ogdzZX7Gog4WrcHRP/VGKEBM5lNIJ2C/jc7I8Du78ROgG7vagbdcZIivJ2Bm9jdiPQNR/jd2
u7ujcQIqGEKGYdL9SV+YbuiUlJhofeTO5m8grAPSNWDqmJcKu354mUq6fC4jYiifYY/bY0lU4elj
qqJvZX7ESPHVzowVMWaViYk4/0pXqLWRaPN6ajrWfr7DyNKDOtRvrTjY2ZIWgXGNhkLeTu5iod/C
CIqGMMICOd4E80BoODjLFDkSrtr7DjZyHXCVqPll9FVI0quMgNivdO3WWeUk4kTK2tlZLXoCOFw0
S8DreU0psEB61PV8yFulGZLkVEbJAkFNBl4uaTACStzhgHmO1F7wdQVfQCXqTRMoBsQQpsQFRbEH
XUl8bsfXHRZ9DAD+VOxqO60dAGPfbIXqZ1qwy/gFeXwQYGSbftuVDWwdsg7mgGV/xLABVB3plg+i
ZYOnEVKpNBHs39IyEj/tk4NWWN5urgkYI+zsC00wrcs4xvUthMlpXy+NXupbp8SqOttt6gRGuT1b
+jYrEZlWopnoebsOrHNqwufqJxY9j3OMm3NHfnMZVbCuidwiFuBrK3kVUGjs1AD4SgiNQG+m0zex
LB6DDItD+cx1wLMR33lxLwPE47ujXgxbIkbXXs7l0HjxqRIFO7P887u4lizFs0x5XnRXocSG8mf2
O9Ij/kA20RkpT3qMToS/Imz/5s9/YZca+ZtivQOObpqps9pkLguAgRBLmo/DtujbSfD85VcFOAAb
fVuZTWzWicjoO423mz4kyMrq5LsWyTJGlXA+xkkf3CFxxS8JDC6rwSubmj/THGS0wYVFwi1viJVs
fLed9ETJdGtgHPgOyUIBxZsVY87WBf4MrtjRhGzwHm09b0D3tzWU1aedxxqXQ20sf/CgEYELn3AM
EV0vwgpjNrjzy7hnCTIUYui4qMKWyh0RDw9YIi6UJM7eLMDL5Vo8+6+tvYOF+LiLmzyLkSXfpx7t
vJzF/UWt9+iyD9xp9AZZcSP2T9MKCzSylCq060ALiY0jztM4F3YfkdkBA8v69sZX14ev80epMCnr
tpiMXsUO+TNzxBJihwCIgsRt5EWMlRuPqDiql4GwCob/Jp0IR5VGzpiTnCCkeL5YpoxgCqbGeinf
8JbWlqIessCsP3+tj5+G1Lf0uLVUenzMnbNCKRCQnGMcHJajO78NV/PmpEeSj6F3279jImcTI0zK
IpnuG3j708IxpKxemknAu269nfmyKQIwky/Adh1yTXBmwZntPm8fVcIRF5h2AM8TnTMgi9/9k+XO
tQkNhk18DSIcLYluYYDTuHaYdcJ14d6PE9ha+uhr2xS2dzSQeIkpegOx9whMWc08KlXP7ouwyI09
FTljC8jFLXj+gQ31JrQxGx/lRdp5ZT84KpQr2A/haJY7j9Kt+ANuS6R319nQTyhGSssKdQ00F3cp
qUaFSlWZZ/hbK2OxciOgKU/0ctCg2K/kGv8KmsX1EO74eOaKARStc654ut5dvZPafo88A8qg4Nmn
383nryqk1a8FVyyYq+RZBcDlmopKGwxMEBB9aMgRTLoc2k/DqTprql5QLcJkebloPUPn0ovy5hMR
ulnNM/UdVfC3Ad4UQ9NpJiLxVB0+NwRp6/r8U/Z1W/K05n1pXAptfiw/FTMylijoQS36VrK5WX7O
BvfAkjds94fSGi+T9LRkDyWgNCCK/CAaum4giHCdPhNDs53L8myJd+LgqCbbbNPwNK9M/S9rGgxR
OxoGIGx1nFl3hRsk27bE2T1Ip1gVxpu/lf39GbcDZisCvdzuQEcK4bN6it90BWnpLO1ym3LFDkvX
tHZco5lgSKFrFydLz0RFNanHfMrA5xVDVFFItImtGBonLh/7oX+gO2mrzDGjNzBIjCrEvFPvamhF
FwfS4l9kXF9nea9O5vHNMRK8N+q6W02HvYtg547uVjYGeVSpNfHmBbntp529dQnmEnWQTm3l1tk2
rLLKH7riNVs/Q0TJah48m2qiCDd7G2BTRba9dYUCw6tA/Upi4R6C3fvqeBhxqrIPBFvn8lScNrci
8AmyLhDi34SGvsJki5bITfpmDM7NMvVfRWYKfgLKV8GG1SCGOOOKQ2bh2gKQ2/W/zbgyt0M+6Wr8
5oB5Z1GKWnuQPG6rGcBD7jkGQme/QfIBH0T1M9RaqrszHanL6SLw9ToLfZFJUMZlwUidlme7fMAE
XqoGVD4Bg+sw4cAQz9Go/+L/bEzqimAY4rMlc8EOVSiaEFvcsK7+6cgkf3ZONo+oDvtDtBFQ9d18
VcyM2CcwzZlC62UPzIM9AYv+gOzbOGAAp5eL0GjRFCw3rRm9wbX+1g5DWdS4MIayEEqBhmz0TiDq
cJnNVFTJS8PL5ExVwnO6PidIF4UQtcHdJSYkugp1qSZVu8mv1RtW5t2O7UVVImjPucLWnZQTlIn6
hLlN/ExnwFoluXtF/ZRpYfeyuhw0Zl+okotWNLgXKvIAgBj66qFYUH3OhKsXQRrrFlN8NHGE/mF4
zT4qWiVqhYrsDQEAl/XSQInVN1w3RwmewDl+/k4H/E5s2HcHaMuwnGb+Iwe46idxvnLZEuiUjpvt
Uu1l93x2bwNTxJecoxSsAOJXJC5VdkRNMe6evjviSt9m81QOllOKUqQvNypsQzFlH1WMPgQh1ntI
OmvgjJCeoqDQYFkEXz/fEQayDfNDjSm5ce8vgJxwcTGTZO7TZDGqKJ3KxeCZtPuxtoa8qdw7o0MI
ILvjG1k9cos1m+oI6s82ZP9FxFtE2A2lsGrvXETjoofeS7D7Bg9FiptGseyHbl9HDAqBu7lcOM3l
E6Fi15yDoTz3lnWhiuzQwqdTFnFd0kSpNkXg0QCeyh0rBS+pcRbxf1RSCZO8dNsIUx2sFXAPcFlL
BAVrDt/ibyAEQNGcchaGBbilAaeDkW58IDT6hlTJ7oY66nVVPwVXqNjcLivRRx/dYRxyiG7xRlIE
DbYe56OKTkdGWKgzlZanqVUaoHZOdMLSsDuQzc2CZaZnv/OE1rs1UG6Wct7laxi8C6sT3PzWVIs2
4oA9mFN33YnJ9jOFM17lx37lgDmGwFBPZcnzIycRAeK/eaqGe9YZGxCqC+VeSrBs7JcL9i7etnr0
n3AE+25AlbvlQgQ+52sRla0ael3Y39KMzfb+5RTgaXeYM3QGHCYq9NjFwyng7r0dm1QAbzp311Mm
JMSLlDnewcbt33aidvEOhqBanqwshANhlfQFyXFWgFXyjKK7p23lX/CsayG0jGFTMfAxOeTpJ2OU
XZoVtgizRTwqoIwajqZ9e8YCBmmL/GoAMwJWfht/+gknXze6WL4EfelQ5VI5hCXV6CvQLipnHlXB
v2+LgEjBJb7XCr2+SYOtoLpymQTU3j5F+Txzrsf1WzuU4hX1lg4uqINQqN9rVzRprGNFcrna/gHu
xLEWN6GH923jJ7BtNuFzPcD1cwP9R0PMDkIi1UEhtfV2RMvM0p/QkMECD5qTptVskx+WuYuA+aKm
mvnV57UaMRfOFtEZxG8wIAhespztyx0uI30vDxR9q/sfRKy6ZiiahT3fPkz6n4o1DubZXpt9Fwvq
dtTjmqSX6/fND/U+9jFS7WefistiEQcruT6CplJPNwSxYP9IFKuBMzg3jvohvbcD/FwkKGGdStSj
o0myyi92NcCY9anTPCAt4wkp4ZhSdtYMiMLsyuy0knszHiJ0OcritBVe20gt4GW/A1uAg7rWh7/5
QxycWwwgivpXvyyDAJ9W/ApcoVguppYWIj3wmQmUdp6nbaRFGrh4PjNxSiva0KDiNiQJLxkjm9kX
q5an63LWBKRE7xMqE/YmAABRVOYnv6sgaeUYpH4AVnQCVL8kJu926FBJRuObl4IbRnjruXgRMjuZ
SXwYH4zUw6vRjIMmKTsMbHTeTwL+DcIFFFmZ5wkUtQ91+b6V6b6+ScL/BazkKEsoVnqWe0kkd2oS
7D8P7+wK2DS8fJpMaRHuDIxF8BZZzV0xYV/VZXhzqnVR9cid7WjDFw0k+3F2rxbdskgzNGVwvo1r
Y8oOlUmNt+dUyZ283bhCrI0pvkwfuexafMUJzDHDXJhHWe9N8WdF2X9prJgM+499Wyiqy5A/6ccn
ZUTiP9JddaPrEgnsufW+qzGpvO+6MT/WT1IQJMrA66hTYCGbNGgE/vyhSrQUHUh+Ny8ZB7e5DdGA
dnsm35/J548YD7bNaEMkYeJhiLCOb8/+4gord3U8UbyhQpY83343SpGJbY3iXMvJ6n5O3mWdzpw3
LeUzlyherQ6Xfb/JRA+5AzqPrrL/AbTnfqDe7UBV7Jo7Q4BsbHtchKU95nFZi8+HPgz0+TCISU0L
Z0XeRl5DzFYFJ9tvTwAYzNNcVoZjYEPBjyTp3Kyvpt2KhEjX/kmlhmlpMFJdIvEjqqAekgos06HY
BJvZ4YJII8jh+6BNUPpSYJRBAIhet6YYCG+/ryazAGT6T4FYcKG8sEHAxVakIIm6SyGBqDCQzp4I
cne4JspOdLq3ljDayZlelopbUHGpz/61Heg9OZHHw7/tYTwWqwkIdEpCDOYffzjp6OoDYqpEq1cA
0E4K76rhHT48ATqnZAZ/W+sRnSZoZgggrgMqBvwrxhseGpbfLBFvi0GJL/nv5Y7zimcEy0YAWPPC
cH9hmzOZcPCMtGjl30xT7MaUrNZ0XvBNb5heKCypiLGPDTzizCmohKet9JGZBS6R1FyCTJpkX+W0
N2PCGk5Vn1GEGo0oGGw4bSADoLMHgda+VXhrtyc0pCjAESFxoFPVl8yjckDxyStqjD5PPfqHqu/h
5axnQtwo+3Pe/RM3GwDm1US1OBPr3ydyGOuhEpzCAlFrM935/fjcC+kZVAV4vVaqJ6i4Z5E4uJWD
7JneWNpkk9/iFUJmXB6K+7UCH1Avv0hHx2Aa5tdi7xgC4TuG41t02W76n3On8OTffLgOMSlh2oMC
b9pGk/ON0eNCaXNCE59sVhqnryBXlEtPYIIwO2Em1rSzAIjEbaI+90E2zj7zEbd6keeNTcNVSKsJ
SAXF2Q9iJSigj4p8CK1TOIC9hacir2QsQ9Fl8Yc63wqiEWmZ5vxTilGlV4AlawHt2NqhHU8ULGu7
a59ivJrStbEoPsEf5gsquK8idYc5KV24gvgOonrIr6/Li1lZpYme4L999sdhizTAEXm+dD+wziMj
blnYd7d8qLwwWFhe57oEGrn0GArJzieJWgtN9l/7uZrZJi5SrsviugoIXpFq38q9b+YRgLsKg+zP
CjkUgWSHpvw8COcCXznBq+sehMRfehHDBtGUVDwaBiUdxoXTh+qFjXrTZNexze1XhylQiM3JazTe
vSo0SQi2uK3xiI7huJAbJPhrLTq83ndy7G68JJYhm8tMIJEYTFKYkbCuOtOB/VYXDBQVu5TwZWWZ
urS3uzmlyL6w2/VlKkmHK5Z+pzZ2cJ/yMq3OuXWkVGSc4akrvuoMjU2W4LOM1nKmu5Yxkc+lBUC5
PLrxeyhn/vloClYqRrLc1tLqX/IyhtJ0tZ6Gyr+BOG4IwiQpuwtBY3CY52X5V/k/swcnQQKDzUT5
QIZvYWbwIODT0EHTC8u7JrvqHETdj4+mIhsj6BigtciG/LJxkmvV48vAtXMVMLWGcGNEOJjBVU4E
csSrActUMvJF4u4MP4HnaZkYGDu7v5yny1qPGMZYEewJj4ho3fHC0N3yD9unmYvAU5CrWBKGlipL
A4bnqAfPgZ4Hq+2TQw+GHmaZfYIG40U0mUyDsXdRtvZX3pyY905CdIFgoShDEw2E2WSymArLPOTA
OLLeTdoS375mFd6pTMvZtIenbLkYI9PofOVEgL+0zEithM4o1BooebMFWqIzPLkTHykpq5sikkXx
Dqr/1Ta08Bmd0kFbCWywBezAWeLIIHhQs7fh5Y/6rgGs+Yq+wcRGtxbJDUGBXiuLlpGNbBRttpk9
g223mWvnKgYyzVPsl86nK0Mdby4+684r1oo++FJBlUrkrR70QZfuQfh2X2KfWwvCikyIH7y1XJVx
bsN3uYbkntbLOrcOSwEvaySU8VjoaMVwDshLudx3f4ElbgEAdz5xIi7nPHMsC9INbmcMzb5FKyc9
h1xBl2AUFsNgCKZSvaK8lKytcJb9mRg4QP29/hszuWHEEKYOriqi5jEz6JrxD0mLEdX+eXK4Dl2J
HwoPX2fuUkAZ9V90MVL3lxLROXUlGIJ+npfthl+HSpHMYi2IaewphLXUZQksyNUvTqbnU3GRpgjN
dAxOBBYDdmXVt9088r8+1FdNiUYX4tJJ3VgjtfPIKtUx77AaqXqL3aH2bXENWn+xIgylDogVBa81
lBy5OA+eumN+iQsSI9Qpacpukxl4BB6C8/QzEVOzrVl4IohKj9Wh4cvj67b9wSTGmQSc0Uk1Xlt8
cfl3ZtS3D14H7Q7jJKJlNtYUhMD4GYmnPPWr2pP1qGLnWmyCqJOuKSV3ppP4HrfAOah9PNsN0IWE
ameIKdF9PrlaJ2QI68fct6i8gqWH806d13kkZqvQUTMMYOyRhJmR1sqeSMH6I5ohp6Q+JbB4XYjS
U7510EdqOaZifD5DuyX7Omava7nuAgU8Qb8RrvinLv863jeWjS+ODvKfo8Qm0YQxSMN14pwO4uyQ
pKMRawJWy5bU9Ao2tUoCTLcvLT+5U2U9hQ/C1w1/bRBTXt1dXsiTon8lvy2Zwo4EffCccbbizpMX
u/WCuPpa/1ozILdfxG6CjyGcLEKskmMiOzNdO8QW6J4zrL4tmZEGx3zItP+PkQOvcNhGQLgT9ok5
kpjck2R74jj071S0DeywLh6TggwtC/wQhqnF+UW+pVdAL6DChddmOiyUH3t9ZoEHzROsRlnezhSm
ynlm3ZHRmlEtsnU49taRGS54otRAigJ4XISgSFPoC0kNIwyLxrvINzuUTUeKl6SC/uBsAioHKumj
wcpjCK/sVw+Sr3FilT+wfNQSZZx0W6+29t90qPRO9Nsuy/canHughAG5JAmgz0GffMZnjLVqh5Ly
r0/j+4nDtrnFqUzN3W3CDM6e3K5o7SwzkPvOAOJHGynaJL2kChYaVa0ifN/uKr3ln41GWjrE7Vy7
z0mnl47u6HK+KrjWgdv8+txI9c55h78h0HbGHaAQHv+Is8aDVDv/VT8kVvxF0BcSQerCpjklkkY+
pHQ4JP+/s+MDZMzn2w3FtXKS/ODvg7bUT4b9baIGIE3mVGjxdS0iHuDROD08IFaT8RX/vWm/zk7d
dnU1S4EcluuuhfUOw/6HoDwqUjD5cyM1qBJTc2/ilU/0ydeGIXusrMfKTaUkNq2Qh1Y7j3KGCEmE
+i9ihP7Xa3ge74MRkOdXqbJodlVrEEuArrIRkRnqrheZMjVySkrNI6pZW/NF1OeXUR2kKxtJOjT/
y/c9L+MTuZS5nwuN/NqD66Q4FOzzG+NS7Hh91Q/h969emx6ZH+t/ezq0evZHfNXe4kuFyAbtLYrR
GDAX/5WTe8xCLT0WnUR50oAURh55rwrmebEoachPUYt0zLAkw5vLernh/Ddn9aoScaEnUYphQIpw
FKcASiYNo7/CZ0d5g1JsGFz+wEf1rrm7HW7fMpgnSncgDMlGbN81eHt+E0n4KdX9MqmhQobVpfvA
IOZjig/+bJ+jPGoY9nkmJDPE3cHRCvrEDj1kFw12gKKqGXruv8I4sEmu1wJLwEO3rCLtRm4MYbwm
k3237DJK6wf0cdd5IUigsW27jqNzIWRmC90bB/CHfPOM91sgjbAvSiPS5R3NJDTqI3jqMzOKWMp4
m8uRJl2kADore5F7AitObyXsHK8iENMYMQlv/pE2B/VKgEGjXoFF4wZwI7BYVVnmSZ9dj7VVi/gW
FvCIC8ds/ZbgrDiefh/ehDjXv4IDpSbCyvTXLN8AwPPue6k0Rs7Pn3AjmLqwevvXXs62XezxFWWS
B8akrS2su1284DdmxHgwBO+r7dThNRKA2+FkrQXLZToiFPcEZGN+J3QK0Ka17jq1CjQmeUPlMTV2
3NpDWN/smpGmi0s3JXqD5hJCqJS/7Ez1RMiqZLCI+JWi+gSx+Uoi+nZn+21KLvfjASIwDap+HJIj
4mO8cb85W4BBkrRIw5FfBH8Ksn25nPf7YEYb/5sAvABpvI4YpgynVcbzIbpUfNsun8WN3Q0PgBW4
u5evehEPfTqk904Oa7mO+J+2EU2yaZ4Mmu9LhfGL6mg6+YKlNzJkCn8tcFI+aaK7sYIZzec16XlN
iSMjDAI473Bq3vle5rf6x52c+Z+hNbpL4opB8z/37Ho4KDhF0o8nRksDOn6HjkCwuJCd55hWwP00
QFki7hx8doYAfscYCPMdgi3CzayjJMmtham2mHdcaqYD6bBDiXfDTOZWg1+dUdnn+PMXDFOWQEA6
0E5YzKLlpgw/luNuZiS+voXEfohNkPNNIAxhcKXZJGXLNoUHSIjagpIa8JNO7AmbBP4wmzDWlP0U
S/7Lc9hk0CP+0hso0Eu0GKg2jvXQX+BlLckUhDS2QKaHUErmhgDZ9ygQP5SecUEyoYytZNi9JSU7
jXfSJQ648TK+SxaKmFVsyZIDFtSWGGzzur6hqpRWHOnGkKjMBC61B1SJoPBXg7e9jQ4ykNyEnqLH
dh9kWW51oqT0Cw+C4JhZ0A7k0L3ERwtNi+rWY+JdI+1XojPkukVwR0AUoEAbeTyGS9MsCfUxb6Yt
O2vI+cu9uZHNR6s05OOW6XZrLlH+zbAOa6f3l6pDyDFoPnQPD/NsnfiLZy6LWQAkv9SKxGYRsE5X
k3YzPT/Yv+pKUwMXNIx/6avL75U8TWPgzs+WEfkRRd9uj9GfQDKPFrRavpYcyJqdCwNC/TIe+vPn
6seVCLXe7rNsDV997um6owIoXRZLsBI9hz5F2Xwrz+AUXE/hk0YcsssPKIIS1SttUvI4uLQqEgKS
2WwHj3n5CXQyAyL/QVB2dHH98UY/Rku8ICyvzN4cdIPWkPesgi0mljtUM4s1y5p08nh2ceOmy/te
p3XtYpCz/M1FEogLx5UsFgV6wpggAq9PXqMK5X0k6eoyjA/HcGH8BPM0oA3sihIWDOiUmU93Vquw
3bYhQr0mQ3Ul1kWEEV12+3VygUhLNnU78V/8ajBa+ZmtsFxgKfCD0a3wF9edv1hOApiiLrWVaCSv
FuOHMx6nRP0HRcifi/3S1bikS85QRZK6G3rwoCf1o5rlhDwkskQpsgNDPgC/KiObupyfXla0xfio
FD9PoRkR2R9qcsLqSHCFfGNOafAAttGvMkphNNwkCipjooNpe0QvtGM0znote/Z0BktzTLDOJmOY
9xJAkHNhuYgfWFr6EjHPAIQqYboaibrZED0Sc4EgGtbVTyLKY2pxhjTeWR7G+PeTbBRAN6dK47Cu
+jEXmJtrk0IKdBdtiB/iA00v4/7FUUqLI5yyDpJbaSREpu880aJnFKg6QOZA8FKeLP96xWwd1Qcb
KT0xDiNZoNgz7w7Av1nzGts6phBcjjyIpasc1WESzXtG1SvIaHYPyiR8FGKglqtHNyHIudScEoAK
joxNew3mvn8zJMT6CGAlSDvJlS/PLiyc9xo/TJAIa2rICWFVChL2awuZb3TXCfwR0gLhESMQALw+
XbZ6l/x4G3QIaXAszVScxHuQEeXtX66ZYUZK2U/wlbE3ysniE278htJR5z18slHYuoBspqz8tzkm
Rs8VMuTtSj0eUsxBxtJtgRlW0UQiDEyueTGMl66lJ6Ns6yvOd8oPPg22twdeIB0Fp3Zvy07ARfpe
FcNn9jwr08pVFAmfD2GBpjVg3JRgfgjoWHCMb0UtfafaAMhzrOLRNRGI4V8jGcBfvQiaZt5R2Uzf
SvbJvCXPLjmg0hjAo6lTMqrnTSHjwqBYkqkUbajL6Lnc3hJKgSY2VnrJMyEj5+3fg57a+97+KYI6
wCKQwJXusl0gqBh0hcakHo/xAvNM7vTt2MkDW8UMKvMtCi1Z5TrAvR9CG0EsmUHRvjN0/5Kp9Bl3
RsP+azvYBjmJgwnbzxY14msiRYMibkizlCPylodpF8ySBxWat9vfqQZl4zq6T1F2u45lmVRSmAtD
1pFVxo1uLKSqNlG7qz1iT49WLXFVOb36F1+ieAHAN300jW0dfbT75ehzkhKqRV6MUCCGV5sEsW0+
9EupvZ+pC/ZcwSuW1uTPFps0lE/GX+Q06Vv64BR99x88BGuVbKaOCTXr+kEJ/kVQS3E7xVGjDzKp
MixjyqLImw8tUraNDqb1e5gM2RgA3h8CYxvHI0xDl7kSUQcxwgGwlvK3Psia4XqBMYSTgduTRja9
7fKEhlqBui/d115e8HPhP/MPHz6xyvoSgA8JAZDhYuXfWVHnMtJgxYPVgnIHsOy6huHYKn34C+xZ
gOM3sF4xbTGliCe4n+Pr8vquooticKfFLNIPTQOsaMEgvhR+CRTM8aQoYGIMLXbfGh0Z11WDGM2T
c/7golffZr9XxImki3sLiJsXV1LrYN5Xn5VACJ4vq1G5ERX9kjHv13zPHJgRyxOOrj6rKH7qbbPT
BwFSVYqiujydoVnV7tpc8+q5V/Ru2Rz76RQl4NQ/ufgvjGrTyY6G01w/jkLvOJL7u/kS88HbsBi5
yBLtQpSI3rG0miOeY/QWoDCstYSQT7cnMIorFV+Kn6ffc506Yilmuj0USTDmfDtJld2jfN9EBpkH
qQ7LQYeplSK4P9JywZozBP+Wo4m1+feE02oxziJKASL8EDA6BHdShm7/keuRMzqLiRdYNlWyGHk7
4FBav/xgW2SpyEQ/y/7dIwjRA8ba1ZahVdpQhMNaSchbrxYnJWUq0jPcU+h5l7Z6iwRxHYJf1hpR
jQnUr0KCoueHD83UkXuQSC/7JefI83KqK2O4vEJuUFUVmiab55yi9wB3zKd/dfs/LOAvs0JP8Za1
7O6tfD5mw2hmwJ9CixJBauK5qA+gkGR/nDZ3bpF9EA+w+tHtUDUvFuVK9IqB29Cw8+8KxuJXnGM5
pR/rpw4X+vDOPh4L1k+Oqj3dlQvkvX6y27RXEGt2pleDVpyjhgVOf8w8KOfEedPBs+Ex94IZL8cN
pM7DtWym+PKPnG8++rb7EEbbZps1wCKm+yZ1GWzzRFMu+fMvbKTo7GMma7HABiq29U4p2XlaoMKu
6x+uwwgxR4qVyjbrmz71uIrooUbUxKTm6VUXNGmgoNivpnYpdFxBb38KV/YYcu0rwWsXlVYMNnli
OLE5gGJKfhzEsf79SZDnETkXVT/u4AS1emcfTPBUl7AcM84aAgdB3VLccxiS1k7AirYv/aU668Rl
5E9/axML27Fo55wUoufRAyJkWb4IfTPviVlNmERcHgfa5yPDvBbWdMr2Y1uikuscyG5wkjXsaKR+
JO9kddFisp/oFAl/OwZWh4P1BCdqRxML3HeoA96e6bAD2OmFIlSUEqTAWw7HOSjKtIxb3XIn1/O2
xSqpj6wi85vhEvrDLU8viUbprhk/WWVcE7nIMtMWrz+dXwVkM1F9F8MKxNYLxYOIEOPLmK/NRl5Q
NbSFcLa54Jxc8NtG+Rkq+SdALrR1JUvNG/XWYT5DSp/WzWOuzSt9jiAZvRNWUoRVX6z9WzsuENlO
wBNulvSHSA16jtWfaJ6CVj15bqaoyEGDAwzdljTIleB8ACOKfDncNiE9iSzeIYVVbdFrj9xww0aU
ITaj5elU1CZ9ab9x/2otJ7ua5tkmWZtOiSyp6M0oQHyBKnzQ0e/HcIFPgNvcAUxqF/loo8pCarcN
on0gZHusm9IstaIdLEOEC1iZr+Mj++mZ6gjh1hS+DwQaiGFtuippGfSIZGwVawHgg9FQ3xVdihD4
8l/YgGoyRA9vLiOb1a3xsTCWzEh7/LkT1E5CDDVgUgW6TA9NGCUIuGGhMyhF7A/3IaZgaloKwG2T
jXz9tGvf1AxZGiRrJLRTMHvF/hYOLh+Nd6fNtXNSEOUGJcZjND7Dvnk8SMc4cYMjtZFVPkLl+fHn
xuIC4kMXFYzj2Z+Mfx4l1QYPinifgDlvRELPaGNoutcmZkXPWeofDrC0xsKAWK/i5f31ujYBqKjg
aW7P7fYPvPkE8A23q6l1+8Y4hmPYKWYEn8tGX+AL4qfM7d3JOgF4qZPbYOIXP8sifnvo4j4Tc4rN
92t2VFqLvFfupbCU+0rfH9QkTgniSs2yAeU1Ytwvw1FcSy+pylLNFwj7sNZtspSSm1KmweRsx52b
AZVmzmEGRQ5LzwmZUXqXeLdO3gVApExAePrPpg9h3Coteo6T5xnMiR1FupjEzmN+aZkBB778w189
hiZP652vbED1Y8+Q+wnWfVzMlFH/w8igfUmKrNMMvcUMdNuipMRqIEc00qqNT0LKNs0Mq0qauhKl
GzuUpLCjriOL8o3CjfaGVIZO+nhbBpKGYKkBES90e8cvopf9ve8OgZgMusUTxFuN+oXKYyZ1xr6q
Qv0Ampgkhb+qnYXWKu7BO+ksZ1Wp1oxz5Wode0BsjUI/P9q8aMxbIogAkLzfV3yPIYvzft6Lturj
50hLW5iEm2j4i8YCESPiiB5C7mUaeYaZvvd52WJg7s/eWTN6Os+qlKJ51ki7Zk6QVIJpUzp/AjOs
EPf0em6cShOYI3I2lkEpODLzW+5g9D9DbkQPFTOgy4K5nsd2txAvHDgYpMdZArBSZmEkP9oiLBf/
JdavqDMFkHucWIrxxaah2Nwznkm2TJYQBxgATchERzWuHXuT7z+fmCJEcK70LPMETNcZEv8N47UH
O37rGXfhuiaVupn28+celCPEaunu8SWuGGd3wwpdBswhqpnigzHTenwDLNWN2reog5nsIGcrLzuG
dp/Im2uqJYEwNmPrs5B357/CwKBjMaivnc9dgbmN6yBp6ynXqvtHLjVj1ZeuAsima1gCCgwQeA3U
ItRnBVxpGDHtxwVzNVcnzocrx+qlTMjUl+AclnpRSTCnMYbWWFjgMkitbSTqUE5cBZsp0mJadS9S
Xsm3kYNIKBhJ5qZU99aoeWK5dEaABTD96fqufu7wLXCuC7kViR+EswkY2/PbTUN9EJS7knoOuSS4
eSd41EtJyCiMBc6Rxx8I9JZOJDZHOFRYk0fNuNfjJfuytZa+oDyRDHUPyFzKbj41He7PhjZp+kDA
CiF0Yh9/g2/olaEdLwbWOvrP7qb2POIsShr8tSwCRhtsoBsbAQjFhXADJgRQuR6/TlCBKYJBGaWh
RvTcFY4O0AQKjaof+rTlvAJWzjsY9C06Bli/L3Mop3tRxFgX5zDVa9wO9e7UwqhkMPmfYOuXZJVc
HcgcLAfyc59Pa8QBrZsLC8xgflyk8cO4gb416/Y6yg5+kuXDFNDI494ntZErIevZvx8mGOedjm77
3pzCoJp6Ac1irKpAGUrRs+lL9620upZnnSw/DFxY+hAj89MNuDBLrz1WQh8aXaSIykWWOLt+ZjOp
YbJmWI4CLwqFGGVeNWU7jWyTc2AjYoRlEpHOE4YAwZdeW7Vl1ofzKB6SeVl123JVbQNTtRdPJI/s
M2g0W9K6WZPMQMAExvjWZ6rQ02D9TsmniO4QlwPDGLs4q+w7zAdF2ECSmb0NMxn/r6vIYvlxG1Le
uqaheZ19K8H34V8PADdC73MoP5CmF2DTw+cEIsjRBJlSTUc8Gqr5A7fQ0SDxyqRVrqeTnZsAF4vB
M+aRqoi63OyJ1Vmcn58cVLRM3dFlcMg7K2N4FD9M67ROue/LqTezxjbD+Jx+Xw0cZP+m4LKhzvjr
DYB5y0ZS7d8JW9bIJQPQ0TKH6nbj5qoKxBt3cMbXIwkI2bGyywSEi0VfO1X3y97lgEINBsd61nu6
zTLlFy583MuUX4+AVqBR/qbb71cNVEyyKpU+oSmoHpiZb5tS1jvHLvOHmIaRAa1dSeho0aDoVBb7
7DXTSGRlfx3vBm1tTBVoBo2cNwb2MLtYzryfMfwmULnjMoUjOKqeTtI/RoYUdBPObBkEPbXozR/J
xOEVf/O45ciGE5OURWBTngxAKCLP99Xlbz9JT75zLbkYYA84VUYFQaKTewPF7m73iGEN2a8J4oCN
LLY0dNtobOJoAAOK7QQVql0vtAIHqFTauAh6zId1AAuZbwPII9WVLh1RvFG5SNM8JQAXtS39dOpz
N84OQNSaujSzp414urMQICm9Ipwld8c+9u1qNgFi47X4Cbfbg/lBRpHMWHaHFTeRu4MmEXgzecEl
Zg22xqmA7v9l9X2LhBGLLvIQgEX/vP08pEcKE+NZEWvcFOLWL6zXtXHfLpzjWJcm11crv+JpZdto
Bx/4PrmntYnGvGJveQd0vEHzcyPfoDHFS14wBuSxuCF4d9oFagqb733Cjq2sMQGQv+cLGZTiu3mB
d2aFjXLE4ZgelwZT4iaLWXKLloMXy4MBp9R+ffl8i4Gfg2JFzOmq/K/deY3Enn4UMkboeZ/f599o
/ehQgfI2kD1rdLtjsW85JrX3cx87NO5Z0KWN3S+cVUDHTkS4IarbMc3Uxdb/tnN9u3m5JeUsvnho
uWThHIBKIezx6vx0UMuij5J9UlhESe3J/kO/m4peYI6vZg25iVkfKTI+k13vBB60Je2YThATUNBK
eGCCR+vt1zmFU4eFXxQ5uZ8NMQkGVNJDr7B5Y2OcCzsgsZkNK8bpxcLkMR6Bt7KYQrspX0Zw3UTP
uD2/RLRX5+RtJCqYRnQmhJypkFCu8Sj4mA9MY0c3nNl3S/+bWCSeLBwVKU9Tb5P39/BXnHzVWfKs
bj0MSNXOYzKIddLqkaMXkedX5CkmeDrH97B993kw6Wh+lPOqF4TTxP2a+hLrlC2nfz04qUt2L3vj
FIZ/lg8xgbJj7dBB90NWZBhVqzRsCugMDmw1jSV15Arm0ghhD8d2G3Uj0N3KO6bJ+1xKyKIxMEMT
c33htzbkzsB9lUDRObVuzyODjNHMe0EgLTO113h96j3gspWMIZYNJnrL0emC3+E2TTjg08PtkD2k
+lu7eL7BzhFRn8YXaROTiqbNSVXrZ5R3hRMIJyQXJPXo7AcfN8imYrpktI0ouRokihDonsGN+fGq
TGawR15Jafwt2mhN2ZO8wNu2h8/imbhFLq8c7US5sMXAX5b1eq50FHXcfwLqZoBnovKsMlcVFf9N
8asAkCLiqc8mZkfEDTWcHAONK0rkzXDAToioJdDQL2wDhgJFTHWRrTH++AFpKBxO7CB72reBLHk+
gy1i2KExsRokaQpSg2rWtcWQgYhSo8l5TdaCrcHpG4oTBLk5v8wb0Pww2/nQ3kc+OORlDeF2iCVD
BGiZzAEwj8QdhWfkg4oHWFnLqLO+uxzvw99W6wQ08GfA1uXRtX2GgFY4MhIbFXjIn4ZG6mnIJ/em
BskpDYtkRZglwfRg/o63IQPbLyI3/TEaPMKRWUJOY6RvQ3zzMQtmhU3MVgdU45uceE6fwcWJNoC1
npn9ExnXt8TkQ7E0/LQSKAroIJYGh7mvkurBiLXkj8ysbg1hCId3zrjng4Aq5tdmmG0jcnBqlyGG
rhe+pSlSsS690oivEc/iwskG+uXVtrlA9ulQ8HQNpsqFMKEAkzglfS/rf+FUdEXQ940ONgkdDqRf
diIFaDtBGnMEt4PUfdwFiv+v/gnT1zom2up4MYAv+E44w3GzQpHx81WDKGAbLo9QKjSrNPNffGs7
cWqIS2c/ms63B+iGpiodiXx5wCa5jANwz8qdI4BZ6mkTtAgSYuwMxsK+yQTHEB4qOzk178vm7Rjq
jq4NoThGyELCNAjHWCI/IbQIB5Vl5fg4bnkgrHxQCRsZW+WVcpC8wRjR7/8akp/QTys7Ka9iFDI0
pMCHfl1WFPvE6WTpLFENYaGiDciD31qIsVVIerq1gNxdOG+YIqx0zS9PzpFHMoCBIvlNHCV6v46f
qTe4PKeIuft4eQM8+sa0en+NDl1T1iMnjgjDeT9wbf8CkzlZMmNjyVviBG89YLZcK4bxhF7Z4TMU
NAfq2gHvvxnG9Ty/3ii1pkni5bLX4tg0xZwXpDBq2i2K0AQCQCAc8oLi6PE+iW7KrHaISKiMcfwf
wBYY2dzJn+qf4+QZ1q0pl8w4w2m7zbXPklpqnm0MXoKtTyDnStIWviPqPF83Pz6QNmqYUgUGvo8Y
ME115IlEPheKITPeD2S+kk9ZadWGfI61w+OphaxNCFWa0jgU4Zv/fAUscvb5acHQR7BoGT1UBrC/
6els6tdLFpuzyrbrfLS8rZK7aqs4VgYENFvho99Bl38lyVFGr3OkCayOQzDVTgoMykhAx/UoRR6Q
BkJJCe5KDpGdVEOit/qpGWIWYEoVAjG96v8AZUdI70chG4niLZd21xNsa8kMnsf9Tywlw5SfNI7s
Y1CAiRoF8fUVbC6DwYKircD5+/ZsVlciQkmadbw6OmRd0nPtBs67OP/nLWl9NVQWkd9SOqMiQaFk
vATkHVbLCXDRtgygpAFKuOhwb4yLy3VQk4YFTMt3q6LCPh/wuQVnThW564E9E0S3MH30Q+TPpvyH
WQEHO7PnPu19ft0mz1rhAP6Wbw2d1dHjMeDEe8bAej5nqgzZiVJVuLUUkRLYJzdi+WM8vcPo3VmK
F6eR4MsXc3+GrJditjJkrTu4Lv4Oq4WfCkeQCznsif7zjuQBpR7Qehzwoau0HYkQc67t7/tbdJnV
XS9j6JcD2okCbwEwOs/9JKcsOW8j4yByx4TuEFb0Y3QDWZdd7joHJK702pZsvs3vL86A2UT0NIj1
+cjDS6Y7XYPM9W/ICZye/8opoZl4a57eZlldQ8ID5kUiTcUODpSM8IH34szFdv7Ilf1LlJnGpoWR
IkBUc1CRae4/rN7z+iajOmTUwtFcinCIZlN41PFbBl5VPfZ1oYhLdsQAGUw4BAsWbfSB1570vMLY
jTRgDzsAVY+wSp6qiEsJyuWUkdEBXJeDlYfJVnNT9FLtIVCq0kLshCTu6O/hc1ZkY7LHwwM83J+t
j2qUiZl911nBf5MXFo5ZJBQPOxGWYJ2s3+M3ImLcbtBxblBvS19KCyaiyVtZ75NtYMSBHP1tMsVS
i2OZDFP2AZLN3UkGn8/dOOcYeAM1S7RQcIl/2WXalLrqVSARtMWfY7sO0veJxG45DxkgccBW0O1H
Q9k8QrrAE81akv2i3tPRFBXldUYmA+6+A4BWCDXGprkamksTNiyK7XwSTFuU5SgHJVqLgJrYSKBt
CvftG9WZwo6jLrhnYG2Xi0d25/O9D6QZXwB4DXyn+YAf8zdUoJhsIU951NHrDuK6B7w2qNlH9US6
pHGJ57/0RC1p13/+vOyL3lQP0OD3SOll0Mcs7ilS4p5dLBwaz+ngBesEJWlcHjkJ2qTixjhTkW9Y
Z59OTCd26OyV03iOns962nl0uc6nKP11OUgOQASKjhxW+00n2MIzaiJ/WlHDFXrPuB+yl7grCVSd
9KE7R6qqEb/zKSGeq2PDgN3FJmt+X3AcDjB503ESGlLPb87wSVH1tlxMyizV3WKjNLcw9HcYhdY0
nSjtPZTUKp6ntOjYXw+dCJxqvZjQpt0SpvRDqggwVzDk+Y0/j/oXhq+fGwZ7nuXbB+3bXK7nIewA
aSFvlG54oqWJ2akpN9MadaL3M2oMt5xazaanDt0hSqQSOkjU44sghiT6waiH56qStMP/8+n8b/Jp
sDWYwgcCK4DQeBhYHAHe4zGEmvq/7G/kDSX+psEFJN8nEZVMsXwdTcMbxSagsh+I3lum3j0ybtmG
QUmjBrXYM+ILTl6wC1S8923YXOGAcZ9AioRC8zwFSwSSq9Kjc7GIeOw4/YcPvXQOyVANYFK99iCO
0B32YAtEXpsCzqVeHP2jAZJnMgj0UTWpa9sAmACf/vXx9r3vLmpwrKsG6xEUuhYqjFBmMhapA8IW
wjbatwEMnTPCphKkXcXqF/ie1RaAtZUs5N1y77SxC/PV1flrcx0u5EfcoXLE6/n7Bc4mAusqANk4
iomyTXEU1QQRzEHd0JtxuSYfZ7g6zUhK0hs1vCNZbpaMDjcaxUo9Ozy6o3xWylp46/bVBtDH0HJ3
FNJUdexRaQZsEzfU521Y/FecbYIgOCoHUP3xrkGEoiafwo0mu865qOGfWJYcxiEz6uGhiHcNvayz
FUpTHtyw+oyNGTVBE7hUQPPoHzEauMw/EHiou7D4b8/6zzeJaJP990PXGyYUdim4MSKZ1IVlZ+os
RHGfjHJA8UorWhYgID3zOqGGJfy5qdWOKEk0Si+scJx+cpFX9ppPiXJACofRHQO1MZqZcoXH9XFs
cP7sq2NbbjJLTz0LuEfNyIcUrXfTIAvbJm2IENkHVJbQKW4wYUhrVbXbGw4vBFIkNjxs0oQKCXPG
l+zwcAmHLTnPjYxNRw5SI4BsaanuycFf0APylXFCbsDNBjbz6MO17crqqZF57jxpbigVl3lI569p
uhORfOKghfPhqChlANZ0Jk7yWhfaaQ/Zzemrrrwd/PyGLB8PiHDy9n0R3qPnjeI2maN5plSFr9ht
FB3rCX1dLn3vwF/DiEAMInbsIn8yLdwguzqIXyBPohASVCwJEScBR53oGOQ1UtnlspLh2zCr7ecP
bPoCe/L5iBCorCkybKnxrsHfQnYe59VKv7DDZOQmZEg0a517K1UKCPChH85gveoN6plEOzHrq7gv
6dh8ZAhTo5cGI4c7duPOdoPfgPq0epzTREggHqk1Ngtw0g4hak/cwikTh6yWkyXBNMLbD3lyHVgY
w7L6nnmgPpOJjllz36k/zLSIablxROwudgSwn2CaZ35jE/8JXjV7os7dJsQYkfZsmnIxsZKL8vpX
cl/+E49t0VavhFlGTiGR2uGK5Ma1pxU+GNpC4DcGYUcJvrCNbBPIKHJ/c3Y+EF/P7RVb3TtDCGxj
4wsezUhQGYesPjSYJwOsAMvzJf+JSYFLxOk0Kjkf8sKQNxwVE5ExrQ4lXfPYSNdN3VYEJbW5fmg/
E59wT6UX0OpGHJ2zJrZKmcV+h7khTM/Ie++35aJ6JnLBRW/HWJ8RQHpx0KWbII5Jx+n0y6DjBm/u
1+AmNZ9M5bfSqDGuNO9cHJPd6HoFCpuVdrzUj8cwn2m/M9yO4ptLzy9Pm2r5AKIDzj2xa5w+Jl+K
9PY4kZGk09HFHGP86EmUey8EdgqM6nYLLQNfLZY3ddVDcXw/PceSR/VWw4m+Ab3HSePrUL8em/R2
o/68ya7KFGT8lgx+QWw12voINCL0tM32rJ8mfcCGbGEaOi8EAA3jJMtZBAMlaRcSF0/di0QFSxh9
Gir+FZQCXnVzKqLeJSLAgB7Y6aKkK709BSQohKelyK74soOugtHphYrxVA9ymCLplFfvnJpuL24X
JboZU26zZOZMbKvpv0t0vx8gztb8m24TGTgKCWyxnLLQiuceOO69ZHKKbMpLsd/3aFVe3daMgViU
53aGK72aIcaMqUnmnCfAxBhMGXn4ZN/VuXDTB+QlDll+fSy1J38eMS05pM+5ZQ57Y38rqEMa6J2L
xYCMEnLIMb4RYsyD7zlaq8fCXguqfLpz3auzlGqnwKICfBMKxUgdpCIp9ATqJjwjQhRwj+BXcQ9q
tITo0yj+2nrNowD/6CizjPzlqY4aIO5j6rUyx1v6JwL5yHdmsCqxbbP3smTJyyFXZ11IGkHSiKwx
j6qK/1io1WzDqz5tFT16lj5Bi/hYR32fkKnLmT7qZlLz6/Cs6tY7lRhBY0GqEFyAUiBscaFUNZce
Uvqtfh71wg9ai+tSa5s6owGVvcP2Y3e6d2dBfX54nZq0rQuRiy23fbJzlrDhi6t9LrvRAROJ+Pqn
VoLHgPmkjYjOTR8V5K4A5JQiRx0lLUBocPn5GcvqDqqAE9LUn+7O1MrWRepf5q1LIIrzqNXqejl6
oTyBriYu3Ld1qWez6HLEA6574EGwksO/2RiBvMvtt5LpEymAlXpeQEDly9xwqvOjiHB7s6s5+0zN
lWLbxsaNGoXXEeCeQ+7jyGEAReE3JWY/PXp8Q9t1v3Tk0Yic69wgmbL9TzICV+s/8OD55im73E1v
N5k7z/gA2pHxmAejeMwGbr1h0FpXd0lLye2plPxwjjWQghY6mNtd7JSCx6swjYNDv660JDYuB53z
hggOZSc0L5kIvZO/ULIDH5bGJ8GmhfpWHPAbpC9BusfgSnD/wW1Hp/gM1aeZpCiRFE8S/Q01N7jF
bcnrRbdQlqsM+CQyq6H4+ZylVweOs95sSzEgOj0T/Q64dOutTEjfP6BsfboRnsBjA+YgKnpWsR1S
Mf8TJ2v06wD3A3WzSZ6FQaOFR8kXjwHm2pJNkiAwzdAivfp8pui+12FKsiCfSbwxgcqsO4ZZScal
LHooi6lBD8dx7eFfxUiAUVqN1aigmmoYHjTECX06wrC+eN5v8fQLxrnhugmoyZrFpNiibXU0BDfA
wVj4KZLHPqeOB7V/fISUTMUVvPbhULMMh8Q7hhMr619ZLQhvQuDmIsSpvWjD93uCaOTqVDQ9IFl8
67zFW0eOCKsxVDq3OYcyNBVVGi3C+3OtJMTQLd22d5QVec1MzVyNgwxB+kHiTmJwvvsUS63Xtkxt
S8uYm4L8YF4Mesmy/fFKT9M3kqt78IKsujMplwo8Y+nWTr5JlFjVSdlrWM7g6RxVVd1PR8eNLQJT
/tZaT6HPpPE0RiKRhEEDmECFGPhpmjfCIAKGbVHS8LhfU54H2LE5Mhl5oDCV51PPRlFFxpU+2asb
pqkpPjyfivt89Z1pGcegYY12S4Hogb3JqEpfBhbg7L/5ZuWN0dh1YKFpxyUuJQ5/IhWtMDYhnV0A
Q5k3d7kqS5Nd8ohx0zgsAz+ZB1Wm/ImNWzwb9BgpmgV+7FFpGTH0oiWXhoK/WpnrF2gvdgWaDdwu
4mqoOI4/6tHwh6zFhQKHXK/8sZSc7IyE0WMZCsdUzxkoHIK4hSJH1o6/Edarvo9RNgDkocDegdXh
IL+2en1pYAUK0MxjVSWYkbxotn8VM5Izur9KKgvorOyWzX3f+4nWHEb4y37JyhnFb9I5WDgv47T3
MEgbUy+kxF5hBgWs3nKMywdEr7V8ZB5BAJz0a9CsF944DJJZf0Kv3Xo0nHSxUJrdzKkLAYE1R6Sf
g6BGNdmPV4jF6PuMb9Io4VdOOXAx9R7cmqR2spoLG9QV5tkqIsuOoYTrnYqYB2I1fcDaYTCO8+oB
HZ8v0zxBIjnt7fUWZJZi/0sEiEbansxiDt5Wg5Pyb2xUrQKu3kOvCri0pIbiHRcdallmlEr98DIR
0lzfFQGwQjmp0LOgcdaVZFC/1z03flDlgZUKpwYNN9U12JXBls93376i6qk3WU4EX1cPG2tA0afq
MfUY0XbrEKhA+YM4xIVJh/kkCEL5+mqEY/njHGSdOMk+B0PIpCPSmZ0DMqa7EVotm6Ke1Xc6jNEs
nYmvptzHwVnHRDP1UjJpcsoeJXLL8hTC9sXVpQNbi2ZpO08ac3S99zWshjffvAL6VBrN7BoD4h2d
d1mo0KfXejHQv3I8sCQTBL9wIfvriR5mi6sZePemNTgWKqvBoxb/SJ9wJwCNaSOoHfnc4Pbwds3x
JVL8IH5o/vixoFqUQQ0znj/a8xY38ZfmyNLN+lrARd2fQ3ifA5GICyc2NMKlDOMDX4WOV91trZfy
WQJLGUDbYjpcUM0mebHN8nLQnstqqmLmY4ii51GbhQS66E9PKQ/2opDJ/ARcGPvRSHpIqkAwtmqZ
6b9GiB066qATRyD1KCd1MYr9Lmr+yBG5apMwa4yqDbMm0Z/uejT7ETPFobPP4VhkteePdhc4scjY
ZN+S+NVQ2SiEdrVVE5R6pCVoeDjYOLkhJyNcaBwl9LtyhYjxEc+dHdloZCwHTKosqb+LKttswd/8
e/dbRhdm2akZdw0ytBbZ96CjpN0aQhc3W6mqxBsbC5opcD0m4Jto3rFpKsVWvtkzjNHMo4qBPcCJ
IsRMvAMUySQnLzTZVRS2EpuUp3Pvj5SsTBXaii4avnApIlj1hNWHJL1i5VRjNRp0aOGKIuw4SkMO
q2BbgmIgGkCkS1m4OOnXvXQUX3Q1oEwyEp6iR1uZbYOcsL9ZwReS4kmVymsqwUvMR/RDSgFzb+o/
31IyzIO5F7mLhqxLJMfeqPn971Jh3I/FNkaIPZjEEiEH0mVgD6f50JLfuIpTO4PR0WJXkTxRBzlo
O6JAwXD/G8CE/yoomPGRyh+d7tvR3nrVqmrodydj2/GyIARmFVwshhOV7ZqIco0EaL5Igoo4KpXz
PG4wLpe1/qmg5g8T0JTW9pxwKyTqdQRwFeCwCRqP+Gw8vs1Dp+d28ySH87KJKBSsd1lgrMwRt1f4
IjfAVe/CSCc+k35c+We8svvD008koNz+6XBkKeGlKEkG8g/jXK9Fqm9whYwXreXxsdYENP9XpHko
cqs/u6JtwCkJgmUDnfV74v+6g/HrzBS+OeLlZwzJM+Ab/dficD5W42JCJfkoWmqXvOTatEy+sgRF
szddmkIDNvGr6OGUCmpc3ncLCM/KZolvqaYNBiVuRnu9eaT89M4tPhvs2UatnjkrYWshBcR9FU7c
GWiZIK6EfMJMnkjiHMxnIDSci+4fO9PGGb9PZvp9cQ317teQlqdnyYTBmlh8mKJHD5I1dVZzFUwT
vIc4j4WlsWWYdBQsihKCuPbuUyCDVsIwJOK3mJUV4QkvhUXIMsCpmz5MFgUXwjFk6a7Go681de+Y
M/sVkyyW6P/yjKndjVBtOrdxP6rNFhzHStIhuOROcBjwtKTbauaPeUmYzR7f2msyQMo2VBSJYDFn
X56PYx8X16oLobQaEIKazdKHk6lMdXPGpebO8tNOhJ5goQVt/g7FyxQLvMOPpC6RTB8uHesvZo1h
m7jDEAjo5biiqLBrAE594kZtMU1K2HJrQlWw+3tFqCn/yh0w1TPKat+WclMLiGP9tHAfWRx8mFne
6ZEOUHCnCtvRY9iTrHGwdZI32dxFxZ7rN5OhdXAMFyH/ZldIeneTIT0J1UqlqH71oLJL7vSkVYlp
eZTLCCIVg1YlfKv4PbCOw2Hv+Ys9i0zRzroeOKl32Vnxz84IN8y5vsza82vh+nWrMZgbBlUl/L6b
u1hHMO27m9cx4XWlT9GKLrlYk73noIh1OtSREiSOAu+oT0Mw/5hA5nNluQSXiKps5lbbdMWPGX4X
JDxHfO7XvWqBbXQG5XBDCQs6POPO1w8gjXNiSmQj3cbN5/M8J04aiz7t64dsytQwA//+z3wNvgDU
cl86Ag7IVFyFqTeRQmf/PKdUzYoj6F9mjtkttSRbZtP7S4iClkV++EwB6CvlA+/VB7omtaCRL8lO
7uF8mgNNLmEg8ACpuGQRj9UhsJi/DagHgOyaDBzYoHjtIsfqaa4Xcdyi8h1muSqPdf/0veJ/2tP3
PaY0N9iq8z6Sm3vvGvFkO9lhMGrTVYkYBrjIojgRKY0QfR4TrITuZSUwdX51SIXvfWE9MTdhogmA
Ax09XBd1C+jaiabAWPK/gDw2rPDmCuhsYUebreXs9vxxpzD8QLVoFySMKxNDgblvddcdQqUV3JXc
lgebNItoI9/C7r/a2YVW+6M4aMmxe26Bm61VxlpBmQZ7Frvypl5LaIzSMPqcmouqtCjc2jM96L1Q
HSDz3vine6e5bZcRyPVELgJ54eOpMCJCqwq2fQyfEE8AWy1PKxSBmdjRikP2pnyGzNxpnKo7mbZw
FfbBL7c7jAT7QNNRfffqkTNV2VvFrQKYB9TRumTn7bcf9D3sOLrh1yhs8VRmG7W5KIW36PVHHvVR
+Wk+gEGQOF78m7s5QJ+spKRdH/Dh7nNf1P7O7+E4G5+zPfJI1VyEYAvxbcAiepY+7u2bnQ9ysXfF
+bEGLg3FbJ1mnnjzeqa5I/1fFNqzEobf/pSn5rsIDxeClV+nSK/SbE08ma7n4mSdrs1BalOv4Ogl
ahI6vQZf3tR3dBvH/LhYavHfq5p1y9hy25mnBn/mCnPvM1hbmcMgmRbn7+sBwRuABRXBJS4fdAUd
I2QOrqWTpeTy7qRN0Ol5FOeYkmzqStl0ilhEAAijhAo/IGmIxavXNYHzXXl8ZETu0nQHzJm5zvWY
lIZZBG2kDH79ACcS9kj0t96gNGD3jruAWjh3Q37qJs+vmU1ApXHal5P39M1tnjo6qMfqtHRk8J1p
dw271JoelkyqltqxvvpcooC6Qmm4NfOQBEux2wI7qROUfPtfCRV5U9T+aj6Se2gHmvPzmmm6Mqz1
1cztVu1f944SWkztoUjwNgpm0D0s+x5u5IJoTYMfkFUWFuNu1E9qRtlRxVj5Zei3Kffd8xbmAgs8
vzt1/px9ROBwYhqSXGufrNq4jySfAxoLHgFjNUJkXVVv1gnE7oviPl5Mjgfarb/J54vx7xMbCF17
LISQKdK0rS2BJdeHX+pzraKPJBCEGY2pgDliUp3d1kX1ifwmoAg++1lwU7LkBsGw2DqP3k15N8Ey
hWiaGCNSHEy+RdIdQo4ux48mZEaK04+tfLbcwM1jfCV0tW0REWTOnMMG42eVV0iacxEk0hNk2JMj
7rBhre4tct2lHqZ+taMFZwOKtDUlvYU02tTOpU0LAJ9B7Sm1hjtnAMIJeOO16IxZKp9ThKVtixfs
koVZ0jrdp0+f61ohjS5ADnu+Svz0LBk6rQtPdsxShxk5Ld7lUlKEgYzoqm/uXOJxStzTdIcsZekm
4bAYzwVQuLukCp6qsq//WF36JjxJQjAHP++fKUntsAvDMpZ9z5LmWhcM0FRHxxbM9SI/ApdsAuJ6
3tuKfpUrEWgyPX0d4sQ0r3aeBPn6tNKzqZjA3DM8ZWP14PKK+QSpzKcn33VGJz1m08rGqzGP8rnY
fWpV5p8f05mhYDkj9IXM718abhwUwgI3nP+9r51r7MPd9yxWBhul8j0jk+LkTf3lHUKcsmm6qvWE
6tATTzVKczbxkXuItv6TsPTydV6UuN8Kt0zUtbQloScVP0b9daaZ7R/lTmz8To2AjA7q2xAl7YG5
EwaCLe3jHe1KO4zxmYtF7iJH7DgdWPyFRMBEcEoAaRQ839ejKe9FFS+4Bh1fRrMFAcEnSUM6OYpd
B2S7PU7hFngkc8cDJzryeYM7R3I5rsaKGYoi/UEetZYIlwkgWQxZDxMKhqeHQ1oAkN6+1au3Ep6T
CnZfoKf+gjrAM9RAhhbYwOI1Sh2Hpl9WgRpfZdU/Q5o6ZAy3ZOw/Kclk8NXyqcgUpJuVRFlrgPsm
SXAhH2mPXxOK2xgfP96B/2Key1qWz4mfuWqXtPJreVGCxZQHFXkULYnlR1Jpm528qlCo2YznYABM
qwNO5q9H1aPrLg1Ocg2Gg9iBB1wf1KAPc913Hz9+sDmHiNbiieUKbL9WbfLtQD/X5xaPbeJCuSVs
4rE48PdluDNb/mK+rrv5Ld+K2uGlzIW1XrAKrHCE0mEn9j7Wx8k9/0DU1Cv7Ee3faV50OqxIFtV6
aKxiNzvx577GfWzL/4x3F1cg8Bxhe8a6nCTX15DP+9ERR8ctpA9gj6pec4bXeLomaCde+T1SGOAf
MrGt2njo/hpYDUxxqhMi2UMfL51BWlZzWUNcPcONEQhDIsht5sc7p9//RWxAiVOr+Zp07d7E5QaZ
xAfCuQnRThm0etYR+I/sZDtdPZmFrdu+CAIMDonUxaDvPcinMewon8B93U6c6Q040jAG0t8+tUDl
hC1MBgKUbM1Ri5cc6+5Aljc9CRS8vtEnu2FWc+dgsVYm9kna1EtHScE62pVA6Dm2+F4Z7wqI484v
XvfE7novTPmDTXcQeiM8WkjxFbBh1M6NK4oYY/DUrRLIXR3/BrdJinfePbuLihoO7H2zrgbvgTJf
6fw8IKM99PWNVV8W925zTAFGa6qsdtxDm4HcgaBm99HSxSFJDVSXem5ahauTGvV7uWZRgtFxcms8
vREIQZzqqcw97mKmA7KNcNOvgFmDz6PIhu1sXfNpQrUcj7ECBdTqQ7aQK21h8g9nhFk/MYabdNNY
O8ZnOvis48gHzreoNLJSWJ2A2h3AnTVezaBAuw+o0O7NUysh+wwen/amd5E8Fx5plluqTit12LrI
UQjmJ0kafabPRTzkEi8/1Lr42pY73A3JoPoJkwOGjxNMQDmx607m3uX/y5Y6pJYt9nsV8gXXl8GL
Ym3bW2sHd8VXqJbk0SAjln/MIUHt/M71+N0yG5eeKDZQqTjSjW9F6xf97oGEuog/B4Sf/z5MqPoB
vcO68+7zixwdGxrUU/PP6R9w7x150aAlpFwO5bN3JvgfG21/i70ifkTYvYe7AwumZRqRfqeqITBW
B1sbwCSZ5bw5gaxjXMqp/98zdtfZJod4T57s0skFasIiSK4Sco/uansPDE1VdhsDCe9JuXpi5HEI
KuUfv8doUPV1/8G8T8P/C2/UcoSGxtA5oN0/7LqrJZpK4xjgHqfhY3S1o4WGz7q2wcdcOyAYt28T
/mJYA8qI9qNsJ4Z6tE0JVwprmBDD+m812NrwWbgQgCsB/o89uaPkoGdLi+93hD07Yt+nEoHOr7Xp
HTWNSL4zHo2MaJekeMA506Cs/QOcpIBiXJYjcNgAXB9DWEwWJUiPZsF1GhgxDYxxujZy3gy1TlV6
X1QmFyXbzW0BXkvGQRCEvzcPias4ktR6DSoPqcX3d+zHCKNBsolfeiQcTBRun3gppUU2tAYfIVFD
OS9orm0MscWhXMFVmeF6/fTddsENPS0cQhzlbVo2qKZmqG+vHedt/wPkbZN+orlv6zr5VqcCmUAz
YDKIQk3zZucd8U2kV3uifTbMPekuzDQKpEguwqvMHCv4ZuPXotpPF1IARDJukfMw/92DY5hVdbLu
M3fRJGUFcnxMEVYWPHW3l6BxDbk16nCw68cuL/KOu/tq+ekxWBivAR7rzjK5FsWqkvn+wJ1Q7MOU
KQaJNLo+GE6h9+3eEdOBzpBCGdajfBiCsj+d0SJ2e0LmLxWXAzPx66OHMqS7mPH3R+MnpAB2VMCg
vdFqZ8BaGgtiv/evEMF3HH59nhBJNoQueFIcQSr/3CWGyD+KbAa7+c0EejiUEPaWwzllUejE4LhG
BKydaRwyanv59d8g5bln6MbUBPVQBBFHz08bp+RR1C5kQCs4QpM4pN+QkKhI6mO9a26z5Xhhgc7o
47pl2XPAMKBi59RoLx/zHaqtS2Ek8AbOGX96WOVHbU1jq4Ek7FDj1ftz9FwOVFuKPT+nnoDAgpAn
lVKA+NPJ0fg0ozjM9ExktfQ6TXKlRtRsMFS9Q9Z972SOSMcdpmCqIDufKZtB6ard4dgfYk1a6jRZ
pVxQGzrqPtwclZ+oFlYDs6cG8MJ+ZcsWupdciDsWo2/dsTOcjBpwrVZf1i+m/gmiwRpvsQYhVJt/
TZT/XO02HrabMdAuTOU+Q7cl8J8pcd8i6liO7Q/jaNTc4BdMXsyhUgewYTRjUNncZxh7NoFQ3pha
Bay4ce2bzaSHZFPT+i6xymgifXafjViurrsWFSMOd/Ycs4j0SCZLmNcghj4f54tVjDSqYe0fyAgg
AzpoMoScz6+/s/guRcJBR9Ko9PnMiD7ANuIhlTpFn9Ixh8i0WPP9zvpu/19Ra17Yyd4RzkZwZcXL
o0xZHyYHSP6bbpE/OPmKOFj8ICnA1jgXFxxxpBu5Ds5m9FT5Gt8SawL670Tw5Hh188cHor9NuuOv
dVeQJzv89BgJ/jZpuebylaTSmQEGH4fr96bhIMB4S3O+4OFIpS6W4KT+XxesHDn1UmfHVWSCZOkq
TYseB+zhYZRLWPAQaZjIQilPb1WZz9iBkBIIGRxuGLHTJbEympYZDOCvXgY+xNE3rfFDKZxIjR2L
gy7Thwq6BREhiSWwrTCcvcHyrj+sb/cMRff2DWlfBKHBIFjIC11SF92iNtWdCrUVkQ3WorBoSEff
dIMFQiWcTP1eAfvUMKTOd5mFleTChpUJJ0oh+OYP6+nEbfUP60kaS9w65mPhFn/Klo2NUP0hXfpZ
fA754RZITcvVlpzragvoyxF4zhAvfvpPTujxYgy/4hgomGn97keFRcXzUFGfEI8lu3I6Tf57D7WU
j94Z5C2kRAnYb3bLANwOIGFKdChv9iD6CcORlE0avBv962W62MoHNitdmLgVc1POlce3Z6et4bHr
VPN2Yq1AKxUK8OLB9pM0h9tUNn/0Tc0p4QDl2cEl6irmnkwzNE3x345xQfD1x3S5Kr/CzVYw4vwu
dIujHEyd+qoHDrL9Tn4IuXytmGaDA2F1PrREABAUVV28uSiz0x3IQdewEt3TSDpXdCBXDBtf8Gyv
9v1ADzuPBYdugBtzdLrTH7SkuzmytiWR8oxKviRIF9Hux5xYZGjIhflxjkp9N4aC2Kvoe/vBKe8I
JtU9KTw4PPM97ejNC7kyGLibjWu4c77/5BpMaU//2XdlEbpUE/6ldJmNQ4clb8o8OybA3+UVMuUc
hYgNV5ut+XixYyDVGBgwZwIJXHboYChEvcsnVk6n7Hx5nEEWmqD25075OvaOJt7mrqrhwSBNmjrR
DqpY8tqIlZHZcJAUCgQ8ILvCI88g8nROvzAOvSVODu7OkKVxESfRiTGRF5aglbq59u27pyQHx2y2
lYpnKna+0UuPMFHL8CVpPltchq+8U6/CyUDGrGebF4/Ux6KHggt7voNapqFu5lxnDFvUVg1ikz3w
tbvthTqNcMt+KhwHMRYQag6wQQCRWdV6bPv+LKCEeK6fKOPXNxvQCZFOe4jRUB5xOQZo85Td+iC/
XLKJWURWRtVU1P/9CTsQwG4LYXjd2SNzaGFTthiBqYYmNzUCAR+3hDGoBsJdY0Yhz0lz771l0hIC
9B98nUag5QzJ3QFrjo0LnhsOU5Nz9y7yKVuvw7GaCRUG6N4ezV26BadCS/vGoYxwmksieG7ymwVs
nPOVu57NYS+/XYpo3xkrJHMRwUwghGFIZYJZ5xc+yGdMV6gndbJaPj9J0sH3PBG9WXitp6oyKA+J
SJUtH2kB14XEgp1mFN5rygstQEu3HI1hpCKPVAqbBHrdj+G8ar6M80eMNauTt+pVMhNXk+Oo4tYU
oFhyUwuFxjeUwpTg7opi/E9SnIb9gdw6ZH9dBKZBrndfjFbRkdhX8sqe46PNgenjNQbOg+5XjgW6
haRrmTmC4M0TqTF6lzbHQhyLWybPh62wJw4PEj2lraWELHIhsffPys/uwZJiep9Sxo9zzi6bl0Ka
TOeIOf8j0u0DZ0dHDbOU9GgKW22offoZ5o5Imqy6b17w1xBHQstdu0PSh7d+aZSB/BLLCcXmjgM8
F3AkIU7+NOx1T/oHNoxottpXRz0dD8V1OiCKGJg0HnlFv6cBfEeAqBfATc+uHthysF7t2Jw8CeMW
7pDbwkYTeNleqeJx4ox+w/j12pTqnaEDe1uazV3Kiz80LBQgdnTUQYmFODxloa0rEQgVxGIHK++E
8EYY/m9U8rT/PrgXq3BZ8oH8nQye5pYGK1Ui9MHQY1cO55jund11FBLUqcyzFPTt+XSZwqE0fYcP
X6VPR5M8/b/khQB3SdW8PlpZvrWMOReXBj8JO2VKB0oXs3QQ33hnR5ordtAEfOEes6f9iOwWXVN5
YpbkdUBH+8AhWuZoo1n7l6Nlg1xpRdSa8wAex18wpV+3r8c+b0CJ4F0elo9XmnXGElzHyV03wgIV
EzxlJX1FOpIsofDCe52xDV0QZXD0p1KDOqooMKra440efoHKvGKkmjO2yhQdEwRSmZOBW+0Tjqv1
JnlXvVjImTl2o8IAjGxiXi5aqmW3j1vizIXmasFGZudEFuIZIuIY8W+l4M2G231/VF3Prdh0WBdV
UOV8rDp+94sic87UK/CxOnJsavbTYlRnB+VjLX/m7Fay6HwmL38HxwZ+r+/PUQUh/jRA3fdMug8v
HFqgGQQWyq6X59JEms73Sa93b75hbX2nfAxuMk7U5Zv6b94m1EtcxrCrRrUy2tv6RGa9apK5XUof
sV5CcXLAtUYQ+/5YXzLWMdw09kfVKj+J4mZxeQeDvn5yAOR02IHGfrxADgErEaOHEurarmPl/4J8
olwxxn9DUwJA8ewTRV3wwt+RwJfq0z02qZLyywdhcLReBcnL4hiwTqRQIF8IJXQ5YMOkoHsoeJbR
2ewIjllnLiX23DoIBMDUjg6fQZny8Yt0LQNf4d/LPJ9qrfvsn4iH73ECkSCPyxD/XmmaYbyAMo5L
LLmSawjcuCVySL0te8Xbm6x6o5ezYQi9EIGBCX0PlwCIklkLZdp5ZaR3bDXZArode73sB5cypaTD
pxnVQKFWui9d6LOrLIBi1QXDopvs7IRLmuTjTxCUrVLkAnANXq/oqwa6KB2dGXg+wfPZvbx+pPM5
Rk0ouJ5hZyv6I+ZFrycEHxYMdo+tldFuOp9UkaCFP+4ob6Vdu1K9VQQ1Sh/VKTcxTtdsx6Xae/m6
v5QQPW/hQhvE4hyJ4q1mZt3it1AKkGaGEGk7fhYF+L8rbprx0jYF+hBw0YpIJ9KjSWwnnO1Ai5wM
itAW5lMuFG4shLzn1G39haQ6sJid0jNLX94ZI4vrmua//A+UrxCvdGDCVHk13Eem8+KvyYo2uwux
BP/05UEZuecbNhmO5fDXvxYX3lef6DUzrYnqwBqvr746sMeS5d8QSMpkErEfC3egDbe0i//BkEmB
tKd3R8VN2kMy9hIMZdi6i3Sf8paYjTxLE5MEnQ1bHg1ZLeoTPBq/p7TomXoF0x54WDsq2kKegegR
L092TZHv67QemZOVfq2MBp0lPAVPthEDyarG+QT+T83cXtEXQyx/FLf0H0q3vfNvXVzqZ9csQ4LQ
9Nq/EQmU89+c6sKhVwTDRna6Uw9kRAkuRfrYpTq50DlePWBQ7tRPzBqoq/UmP0pvFsBnRJ0UJ7ki
HBptzyOxgUaZKhBsswrHkYsb3E5dqoYHJRHrMhofxRB3DwJU/GkdLX1i/x3eUZfJBPKwvEIenjGS
ulydmbt16UMStqxNoelBQ5yjd2mVOOS5Sj+aygpVxMv7c4b1YWlQPbjjcxZctiK0o1ceT3dnIjQ+
mOpEK1KE/iWgeYFCK1bSLl6jRspkYgLuDDpPiwHz1uN/FM5Qb/os79yKvfcKgbzQ3E+03flSW6It
TSe0jUScbNFxQI7+W+3V3aGkvoymc4uTvxWbmnuHmJu/peyUf7H/1yJLQCZOB8xkaTXg+Dn6y9Mf
ZfXvG4YCRh1WLToMVaqTDEIcxUe7aKCNBCKV+4na1r9EF7hnEIxa8t8YcuSm4Yvjf2E5Im15yEOd
8yNFut4bPzZ6vr0Ad8ytrGlkTQIgw9Cox4MyOrlc2ty+i5F0Jc8HQAVSpfDY8TTVSUAZhx9bCxrp
T6v8gUFtJGUDbYNh/xzW6/rPdYUeWkxyD1+u7YA+lLawrp8x1AtiYenXxANhx0+acViab5lrnmsq
cC2KH4H28gfH6zTxY4htJgl5Sd98kaWJsdMyICYx5aZMOnKBH8bJ7Cw408JZNcKqwpQBVAN0wGXv
fujc/caeLnjlljYZpZYM6sGu8UszPX/cPByqMKtKfBNF71TfFcmTJGlvru3Ik7GSeIKE5Os3EMfG
um/SUdVmGjuQMXo7dwC/P5IbDDpIvITfWdrefcofMFt2tjzEdZEOmlmfv2woC3QJYfKIkIlivEJI
6IHNtYBBomn8Ua9sC072LjFrS+7A2tjn/mdR5a+RjWOUdMf6D9yNZb1Gr9ezOGlNp31whIKWsjJ7
nXxbHN5i1zl40GsY+sfYHtkItbNILCYU2DDbzTIoCRZ2QaJKjErntP7+eQ516ivheRQL6A0fRF6/
0s2Ludiy8nJIC0ywav3NAZM7kpcRGm8rJxQVaDhn1LMRQ1IcDBOM/RRgeWoP8AfoRGwpiO5BGb6O
jMamJjkw4MYqfKgBX+4fWoZG2+AVgujLV0OUszCB7elXtHPgvUSv4mNvTC+wQTPHrIf4hzFjnUJd
IRvKam69xsntJ25Tq6ucizDW27GTJ4Z7RCHxOLlZUFFXZrX8gIEFyPnvTtrEokTJFRR9fdSP2xxi
AaKhY/5OWIMvq5yV0tf9tJTOtACPgq33wZYoorEQyUbiisc3v7K9ZQp1oQ42AuEz7SjRbEFNmmxq
zrEtGGY02KCcwaaINHIoSwJoJculrxhI5uDM+chs8ZKyGIJ+bfJfaxR6VvLLF6F59RCQpPT/2Ck6
sLew1qqYIw9outf7cbfwDnQdzpbzs5j5OdBzXP/AOD62GF5qM1hMOR9hkdmqcq470/S/OrNRYUQP
su2ypvrGWWVESKI0EFInS/OqkpBiemVwXViyNdx7jBeyQgYMFr24nXLqYY0eFEgTgg7lWhVGehkf
P5jX13/6bi0Gc1zuJlhWKOXsaet/beeK6dOQIpQz/5zDQa/9VQbP/A2xjpnkZB+UfC4wEUCpJapO
ViaeTASm45GSrzwzLgPJhGwY4JUmrEls5qLYcMe6GW5DPoKLqkYTA4keaJ0abLPsDcJ+IFwqvWEX
mTIcLOGtc+/rlcy7YoZdvlHs/PCfTsd0CDr/jPpuIZgyRXndnV6aDZg1UurzQ1RSewqFoKyCssLG
rDTiNQhAUQUbGIB9Ri3BGUyZp181CpEiBweUw/SZL1Zs8a/l7ZW2y6DNCWywkIxMjvrWiJoXJmAJ
69bZYywUcPETJrap4dBtAiKUC5lo51QlO5/cLqrhPIUtMSMb9UxFXNJ2sk6qnMIGlORW+uAlxI3t
UvCbNWqXlDfxzlu9UhTDMC0Lpk2+R+l2QOUj7IOW22Fgp81UZQfy/4NYedkaD/daDegMG2pqGfYt
Jyujfop/wZjeV72HT/t3jm8odXbHkeEDiomUt5lkjRcRVzh6MQsZJaXwmfS0WOq+P1VzjmT3/Xa0
4gBJH/Y/iW7FL60fRZXfr9gnMG+f6L9UdPVMB7MsgUVsKzCiCJgVYA+vje++rMhSyVOZ0kN1M6Eg
Gdz9GPvNmaQneeMJdYgwhqfMT7bXbsClbzAnaW+lCEJMJStRcbDGXXjOj2gu4xPmYpeeSUM7bNJj
ITqSNa+8EV/dkqbMaf9uiy1RelVmG0If0ykNpeZ/bpZNZ0Q2QE+eRcnSSTo6AiVa/+gUMsY+Gf7C
pSX2l1HgqjILMJozkYvkW2O49gf9KI1rJYggaf4tdci/etePLNvMTApKE03TuDL8kI4RleLQk2cV
vNnBaf4PSu+G0WjCUWOic/SJvRkt8xPHNLMRYbgAF7409vgYRlAiRl+6FEFKwSlbGFzvf5T33HeB
4cgWQ06AvnonrGyfAIkd1Mx7HLAnf5dYIUMky5WwwoMf+3uSJO8Zg/FLAQTXT/835uzu4maPgaVo
3jqfZ9z6qEGTJ3WHMohVPH3fkrhJ0uNPIKy0L5vA+ZAD8kijgXAgLnNS3a6n7ZWc7PsgI58K8XU2
Qs540Unte5SoBuJYKGYoClsfWXuqoFLrqZD48ptf9h3Sn7myZ1+qCzx9nmp4HW205SmRU5srLgZ6
XbaINy5vZfdtWhFhKMVBWbZadHmfS35oD9o47q7YBA0PuSnHhGUxfYNAZhNft0w+X96YGMVLKzob
prOxP3O8deizPPcoHoWePDXQi9sw8Q1cMeP1bIYsXTyCregR1mcKOB2l18CdhErZxRavYIeYw829
iiFE5HzLbisvQqhOaIPibRUfAygUaeF9om078u7b/pkcwXW1WNMKsZfPyeIqRuktjEjn0p804sSp
JwzCPiAbVuHZoevqOGtCnyHizojNa2vJfFX+QenFlsFwGNXO4ZYnWntwrFH//fKkxroiWXkmSnWU
oGktjGPWvCLFkOOZyID0DUjOIUlGt5moK5jvXC8Il/3MuZLt/aJZp/CsfQcdpTIsNel0ZG1HUpia
TEr1TStZ8kWZ3Hsfd+yr9aWrZ5B4DNkKc4GEfNvs72w/xEYEDSQdCahtS5PZ3ukxf8fqtgmCOnt2
8ez0vVOKF+i3rPAXEOtlhpvnk6Caui4KSHR/mJSpo98yzhYiNtQ+1mA74PU3fG8HWiSO+ournT6B
x+wsNRrOAvq5Ag5ZVzzO7OE/vY24Ko+AcubRUNQKFo+nNrFjiQio0+3QbHDDZJ/3dE6yoMK65WSH
NY5E5/8DhoPSWetv3f5JWzl0cV8l5lPpPDhY+2CzAdfLlGfvuu9osK/pFPI/exksmbzKDntofvfU
QnR5eprr+UVrjBj1AmmIKYswCompBu/6e/JvIqgAGXaPcZuayy7DvV106451RBLTKNBe/rSfJMNk
bjrOyO2KR9M89QzGm/efGdx3E9wSMGVKm9vkxgfzX1cL0DL58jyM9PPZjaMVMDFN23NjXOQk/Z6d
a+ObUFEJYAJvaqtDHWegv+467vt55H9jlf8OPJUraprohJ5oUC2kIjdxHk+XaSl2AM8CdEpYqk7K
sfsIaahJ1ZF97D3WQFRf5jVsaex4DN9vX0TjQPUJZVxbwYoIhh6R/ET9JCWFxzrvrdUGw+jEnKXt
gl0JBIGhTlNFHHVLFe/GnzyyMAnClC3S54Mg57KNXxtNVZTtqwRK00Anx1wUmjA5z0mWQ/vAAXp1
k/TwoLxkmOMx+1s6CsCg+a70YUAT2NrmZlut5bwa2qi1sRcbbHrk6R1onGYc4moX2rh7pKqFLBVW
/b+n/i2lXFx6Qqc98YUN9S6crzQNNR40h9WBziUtN9GJZprJz7sUcHtgquHbA/mvOqu4b0DJGJ4T
VJsTHqM+cdhma/Xh32bkSIKvVHMrqvPCtHHUsx+Bihvb+fcV0g1uRMqABLEge9krCziR8QsGSM6+
7uQaibggV2nmT0VwZnF0hwHUftzctbGuCQvA37arp0QPtKBsqx86AHkCZhTs5oYI2Sqt1v1wblIG
1m0RTra99WK3bj56la5fGlfVGCumJSmaalavgHWgeCmxMOX30XqqYnOYVTYhQzDuAQR5LmRbLAbZ
VtUoy5TdB2Hj0POD9ZWbq7M7vilDO7u7y3MB+KnG4CWUq3iFjXMPYPPQ56kvt6paKoTJWFaWDuhX
/nPWKcW78jj7E+7YEetRvBMbnwfTTtttxUJhJvp2Aigcp2hu8zoeKG7qd72Psq1eHSSk0j1NYttO
7uXuKCYrBm7CSmxYDZVhj98kDu1n3a2+Cos36TiFCAsBbPr7NtorIQZGYiJm2vQzvBmT5UNA+GxR
dC9WFCHjakL5XNTHthOl1iX/lwmjJKorOrU8sxDd+R/IZJM7kYGkOTuVdEAgR/VRUGS28BGxs7dn
4XuGZw0eim1q9dSjOVXn8Szkt7FcOkD3JxhsTgDQXp2zmq7YhFNswqf5dIck3GKAGMnWevqm9p2U
mSjhfW1ileZE/H+T0wWG7BR4svr4z66nIjiAjnDa5t7mukrCuN7nOI7DcEubI6RUahRMvLRHepg2
8wjRKFubGoAGPZ4nYdbebi0E5yMPqgZcGQ/IKzwee4uZpCd78PRk2rrC9oeCpNx4nmvv0Ugi5BcR
gqihf4ukiU0CFN2PtQxWFxkd7N6KyyP1e+U8nCA8bNIb25fikAZywV7OyM+WZH902tHbB1z+3MM0
B/MaX+rZm6u3CGmkpEDLEA9BOT0NARt4jDj3QmfRw9XnECZf4ucmnVj2K1wQtXKewEAy6lUy+rm7
qBzXF84OAghFRZD6EOJZuC2wSf2x55blfCS5Y4J4s5Zh4huIfSRFV1jzBkWI4AfSO/3Op8QhhwtO
sr15IvUu5no1JCz6tmPjQzcH+4swSiP8EfuucGqjgQOLd5LgkoT1wo/9EsUQf4WsgQ30El61gTEV
YAFN8LNTclYfJ5rDMAPBxs9Z+85QG9QXJNd+VtqX4qZA/5KNFsCYhWt7kb4jfiDo3MNG1MQJH8Ky
8X7mXyGRgCgRKkvpohvvHcXC+mXrXsv9LrwaQ5u5FPXlA/I9DyPozSWWPs9grpscgklc/jbQp76e
2sEmqt9nNZx5bRomhygQ0jxkYzUQwPEkG1vrhXBaPNfbZcjY1fDcq39C6tUcLsjFcBDJqSNNRIGA
Oq0LikRo1VXSNE73GnWqJvRZwr1N+6gSwRlATfSB2eIVXQiNCViNYczdXt2Sx1EBOrlcfcPwfvoX
+TznNbWoW7WRoNJLBhywIGDiKhyyN2k9exciv4TmpJ0Z2+GinHKtloxW/xFJBB9JR5r3T2dwyM4X
N3pKEWL4aiBlXb+o3ngBeFNMLhTf0AIzEoKzgtAp5WOHCDpMn+UNWnC/RayitF4s38BUKynWPFC7
2atFbDMWpkWgj3BLFSBwFGmzWn2Kb2td4oIH+SQKtP/xdw6bYWAwW79axvUYK+oMixKRlEn/B7VG
sLSLXKll4xzSmbwqhn/hun5KmmdoEW6N8ui+5pN/6hT6L6XlmKJ8Z8CpNOnh7zk8GnqbSIZxw86j
8VsTdMcFL1G41a9tTB7pc4XWaTptah92CH/d9u8qPJ/9s+jhRVVGUxrfs9AzDsGeqlF6xhwGBznL
8HC19APOkl89he3OMUUCvpdDJjJGNBXUOXyPnzjJQ4lhO2Y2RGIVCmHGO0wnfHELjN2KjHUl7Wki
OXpHqggJTE52AO8R3Pkl0oEK1cHPG5HpGRibpTItbahi6RmFx3TSO4lKJHwMHSiGD1zkiXdk+lw8
4cA5+atpnxMWLzeZs7yQKBGZKw0xW0k7HJ64oUIS3wLekaT+uCHaL7CZbJSD7cGEWFl+63IAz6yq
LHLvslkVi+ztiLa0cCmr1LGbl9Q6cHc2aCWU/Yq5GQw4T6QaFi04QiATBPCrLqm5G9Ps23yeBzx1
5AOI0tDzoCZuJp5FNn2Ua2YbFCMkHyGXC1NkzbN4l4tDipPrAFRoxDMFuR/kGghwknpWHKlSchOo
uq6wbiuE1ctOoEuYVjflxxTwn9bL8sdhh5qjGlSPAopqjqP35kDPUpb8o3eykTx/wMKX+kBR+EeY
jZalsOPB1x0fHSQ6WpN4CF5i+yDZ93erc9DXdKRGdxSbEvy9UrLtZSgXUp20LQeEPxAU/hdn3QjH
eyL0jGZ4ILhUlIueV+agBknBaf7qahZK/Uzzbf2iyxQbf1qIwNUvu2KQ4W+oILaRtDHaVy7b+CWH
NQAb+noN+vsxXT4sV+vnSkteeXNRJjw+ImkdaDvSx+pKK0C4vhvnVExe9JzDHItdyiLmFIaHiq+i
lX+wiiSM4j/SB2uUF7Hk39QkSqYAIrzPEv31R3ihCHzSKpzpFOyFqakIC7R/ZP4E49TcDYryXM57
i2LvFzMfzjqG07gchEYJBqxXr7yIt4OMrJB9C9cnSWQ2xGONMSqVkB0gRQi0pK2IY3tdlKTHcjZ0
Azf6oqMqrp+3sQsw9FPx9XoSy33pCm86b4CprOySKbgQP3jRMQh/z7P6Rir2ulrHN+ZyXOwzjDgb
XoeRLx/6vEx4RFjieJNRTrtoYR1cHZVDCQW6S/d7IOCwIpaR+p/Ppz9kKHo9RMtlOdUidBs6vABK
Rd2bVhL9IltGHHcBYmw72pe5yDmpYNlbLm7TyyftDxRD7/0tNaasKvTT7uSBZScZFB45bG822HEf
21ddE533h4rbYuAK2tYkustWjNjw4NogEuaeKNTz1ckJvJrLf8vKNABY+ankyI6uX0e1xuXXcCIN
JTsQioM/OJ66yqJpuFI72C6e8PrDNjy5cZTJD97smy37vjWY03CJyDxaQkNAAgossUx8GZxMfLUk
xj+rEABzXiEdhTm+86P8Fv6Ol0ZleVT//2uo3C3s2trBPyYvE6RC4oNqdVeipkQxcoNObilcBobJ
bLZjuqdFk6xMixNhmV/L/gyYRz+B7PFx25+DHpFkZrYxSdw8DAaQfLUzuOEcR4tnhb898O/sN10+
UEbSRLXZh6NDziE9dAHRGzvZOxBuu9NekEENJdFQu0umV4Ldyxmg86e5vysgVY/Q6eFY+y0RIniz
Wk5dY3BupxEvxLXEwOFpw1aTCU6zWWEwLzKh4Qip/+NUqC8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_v13_2_8,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_fifo_generator_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 56;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 250;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 56000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_v13_2_8
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MISO2_C : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \result_DDR_P2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \result_DDR_A2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_B2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_C2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_C2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_F2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_G2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_H2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_I2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_I2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_J2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_K2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_K2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_L2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_M2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_M2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_N2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_O2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_O2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_P2_reg[15]_1\ : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ZCheck_cmd_1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd : entity is "rhd";
end recording_inst_0_rhd_axi_0_0_rhd;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd is
  signal CS_b_i_1_n_0 : STD_LOGIC;
  signal CS_b_i_2_n_0 : STD_LOGIC;
  signal CS_b_i_3_n_0 : STD_LOGIC;
  signal \^fifo_rstn\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__24_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__25_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__26_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep_n_0\ : STD_LOGIC;
  signal MOSI : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[10]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[13]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_1_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_9_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[15]\ : STD_LOGIC;
  signal MOSI_cmd_selected : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MOSI_i_10_n_0 : STD_LOGIC;
  signal MOSI_i_11_n_0 : STD_LOGIC;
  signal MOSI_i_12_n_0 : STD_LOGIC;
  signal MOSI_i_13_n_0 : STD_LOGIC;
  signal MOSI_i_14_n_0 : STD_LOGIC;
  signal MOSI_i_1_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal MOSI_reg_i_3_n_0 : STD_LOGIC;
  signal MOSI_reg_i_4_n_0 : STD_LOGIC;
  signal SCLK_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_2_n_0 : STD_LOGIC;
  signal SPI_running_reg_n_0 : STD_LOGIC;
  signal ZCheck_channel : STD_LOGIC;
  signal \ZCheck_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_channel__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ZCheck_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal ZCheck_cmd_1 : STD_LOGIC;
  signal ZCheck_cmd_10_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \ZCheck_cmd_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal ZCheck_cmd_2 : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ZCheck_cmd_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[8]\ : STD_LOGIC;
  signal ZCheck_command_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ZCheck_command_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[4]\ : STD_LOGIC;
  signal ZCheck_loop1 : STD_LOGIC;
  signal ZCheck_loop2_in : STD_LOGIC;
  signal ZCheck_loop_i_1_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_3_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_5_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_6_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_8_n_0 : STD_LOGIC;
  signal ZCheck_loop_reg_n_0 : STD_LOGIC;
  signal ZCheck_run : STD_LOGIC;
  signal ZCheck_run0 : STD_LOGIC;
  signal ZCheck_run1 : STD_LOGIC;
  signal ZCheck_run2 : STD_LOGIC;
  signal ZCheck_run_i_1_n_0 : STD_LOGIC;
  signal ZCheck_run_i_3_n_0 : STD_LOGIC;
  signal ZCheck_run_i_4_n_0 : STD_LOGIC;
  signal ZCheck_run_i_5_n_0 : STD_LOGIC;
  signal ZCheck_run_i_7_n_0 : STD_LOGIC;
  signal ZCheck_run_i_8_n_0 : STD_LOGIC;
  signal ZCheck_run_i_9_n_0 : STD_LOGIC;
  signal ZCheck_run_reg_n_0 : STD_LOGIC;
  signal ZCheck_sine_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ZCheck_sine_cycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[5]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_8_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal channel : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \channel[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel[4]_i_2_n_0\ : STD_LOGIC;
  signal \channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \channel_reg_n_0_[5]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_inst_i_4_n_0 : STD_LOGIC;
  signal flag_lastBatch : STD_LOGIC;
  signal flag_lastBatch_250M : STD_LOGIC;
  signal flag_lastchannel : STD_LOGIC;
  signal flag_lastchannel_250M : STD_LOGIC;
  signal in4x_A1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_A1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_A2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[19]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[23]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[31]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[35]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[39]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[47]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[51]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[55]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_D1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_D2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_I1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_I2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_J1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_J2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_K1[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[45]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[48]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[49]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[52]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[53]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_K2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_L1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_L2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_M1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_M2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_N1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_N2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_O1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_O2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_P1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_P2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_mode_i_1_n_0 : STD_LOGIC;
  signal init_mode_reg_n_0 : STD_LOGIC;
  signal main_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \main_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_en0 : STD_LOGIC;
  signal reg_risingEdge_impCheck : STD_LOGIC;
  signal result_A1 : STD_LOGIC;
  signal \result_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_7_n_0\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal result_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhd_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rhd_data_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal rhd_valid_out : STD_LOGIC;
  signal rhd_valid_out_i_2_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_3_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_4_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_5_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_6_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_7_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_8_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_9_n_0 : STD_LOGIC;
  signal rhd_valid_out_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal timestamp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \timestamp[10]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[13]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[14]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_1_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_3_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_4_n_0\ : STD_LOGIC;
  signal \timestamp[4]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[5]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[8]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[9]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tlast_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal tlast_flag_bit : STD_LOGIC;
  signal valid_fifo_out : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_2_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_3_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_4_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_5_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_6_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_7_n_0 : STD_LOGIC;
  signal NLW_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_5\ : label is "soft_lutpair70";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__17\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__18\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__19\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__19\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__20\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__20\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__21\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__21\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__24\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__24\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__25\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__25\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__26\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__26\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__13\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__14\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__4\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__7\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__8\ : label is "FSM_sequential_main_state_reg[6]";
  attribute SOFT_HLUTNM of \MOSI_cmd[10]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \MOSI_cmd[11]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \MOSI_cmd[13]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \MOSI_cmd[6]_i_4\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of MOSI_i_13 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of SPI_running_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \ZCheck_channel[1]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ZCheck_channel[2]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ZCheck_channel[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ZCheck_channel[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[14]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[15]_i_3\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[8]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ZCheck_command_count[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ZCheck_command_count[1]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ZCheck_command_count[2]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ZCheck_command_count[3]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_5\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_7\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of ZCheck_loop_i_2 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of ZCheck_loop_i_8 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of ZCheck_run_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of ZCheck_run_i_8 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ZCheck_run_i_9 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \channel[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \channel[1]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \channel[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \channel[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \channel[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \channel[5]_i_2\ : label is "soft_lutpair314";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fifo_inst : label is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fifo_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_inst : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fifo_inst_i_4 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_A1[10]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_A1[2]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_A1[32]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_A1[33]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_A1[36]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in4x_A1[37]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_A1[39]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_A1[40]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_A1[41]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_A1[45]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_A1[48]_i_3\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_A1[49]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in4x_A1[4]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_A1[51]_i_3\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \in4x_A1[52]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in4x_A1[53]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_A1[55]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \in4x_A1[57]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_A1[5]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_A1[6]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A1[72]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_A1[73]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A1[8]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A1[9]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A2[10]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_A2[12]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_A2[13]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_A2[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A2[16]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_A2[17]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_A2[18]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_A2[20]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_A2[21]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_A2[22]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_A2[24]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[25]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[26]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_A2[28]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_A2[29]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_A2[2]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_A2[30]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[32]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_A2[33]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_A2[34]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_A2[36]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_A2[37]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_A2[38]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A2[3]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[40]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_A2[41]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_A2[42]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_A2[44]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A2[45]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A2[46]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_A2[48]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A2[49]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A2[4]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A2[50]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_A2[52]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_A2[53]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_A2[54]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_A2[56]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A2[57]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A2[58]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_A2[5]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A2[6]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[72]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_A2[73]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_A2[8]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_A2[9]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_B1[10]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_B1[11]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_B1[12]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_B1[13]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[14]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_B1[15]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B1[16]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_B1[17]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_B1[18]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B1[19]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_B1[20]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_B1[21]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_B1[22]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B1[23]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_B1[24]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B1[25]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_B1[26]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[27]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_B1[28]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B1[29]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_B1[2]_i_2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_B1[30]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_B1[31]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_B1[32]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_B1[33]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_B1[34]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[35]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[36]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_B1[37]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_B1[38]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[39]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[3]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_B1[40]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_B1[41]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_B1[42]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[43]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_B1[44]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[45]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B1[46]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_B1[47]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_B1[48]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B1[49]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B1[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_B1[50]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_B1[51]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_B1[52]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[53]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_B1[54]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B1[55]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_B1[56]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B1[57]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B1[58]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_B1[59]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_B1[5]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_B1[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_B1[72]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_B1[73]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_B1[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_B1[8]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_B1[9]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B2[10]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_B2[11]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_B2[12]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[13]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[14]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[15]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_B2[16]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B2[17]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B2[18]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[19]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_B2[20]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B2[21]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B2[22]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[23]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_B2[24]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_B2[25]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_B2[26]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[27]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_B2[28]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_B2[29]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_B2[2]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B2[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B2[31]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_B2[32]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_B2[33]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_B2[34]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B2[35]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_B2[36]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_B2[37]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_B2[38]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[39]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[3]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B2[40]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_B2[41]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_B2[42]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[43]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[44]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B2[45]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_B2[46]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_B2[47]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_B2[48]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[49]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_B2[50]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_B2[51]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_B2[52]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[53]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[54]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_B2[55]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_B2[56]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_B2[57]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_B2[58]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_B2[59]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_B2[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_B2[6]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_B2[72]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_B2[73]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_B2[7]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_B2[8]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_B2[9]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C1[10]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_C1[11]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_C1[12]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C1[13]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[14]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[15]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_C1[16]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C1[17]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[18]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[19]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_C1[20]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[21]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C1[22]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_C1[23]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_C1[24]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[25]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_C1[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C1[27]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C1[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_C1[29]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_C1[2]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_C1[30]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_C1[31]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_C1[32]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_C1[33]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_C1[34]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_C1[35]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_C1[36]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C1[37]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C1[38]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C1[39]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C1[3]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_C1[40]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C1[41]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C1[42]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C1[43]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C1[44]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_C1[45]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_C1[46]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[47]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_C1[48]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C1[49]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_C1[4]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C1[50]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_C1[51]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_C1[52]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C1[53]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C1[54]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[55]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_C1[56]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C1[57]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_C1[58]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_C1[59]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_C1[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C1[6]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C1[72]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_C1[73]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_C1[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C1[8]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_C1[9]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_C2[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_C2[11]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_C2[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_C2[13]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \in4x_C2[14]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C2[15]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_C2[16]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[17]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[18]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C2[19]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_C2[20]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[21]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[22]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C2[23]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_C2[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C2[25]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C2[26]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C2[27]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_C2[28]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_C2[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_C2[2]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_C2[30]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C2[31]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_C2[32]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_C2[33]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_C2[34]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[35]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[36]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_C2[37]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_C2[38]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C2[39]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C2[3]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_C2[40]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_C2[41]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_C2[42]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_C2[43]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_C2[44]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_C2[45]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_C2[46]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C2[47]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_C2[48]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_C2[49]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_C2[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_C2[50]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_C2[51]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_C2[52]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_C2[53]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_C2[54]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C2[55]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_C2[56]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_C2[57]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_C2[58]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_C2[59]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_C2[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_C2[6]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_C2[72]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_C2[73]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_C2[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_C2[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_C2[9]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_D1[12]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \in4x_D1[13]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \in4x_D1[16]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \in4x_D1[17]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \in4x_D1[20]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_D1[21]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_D1[24]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_D1[25]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_D1[28]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \in4x_D1[29]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \in4x_D1[32]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \in4x_D1[33]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \in4x_D1[36]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_D1[37]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_D1[40]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_D1[41]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_D1[44]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \in4x_D1[45]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \in4x_D1[48]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \in4x_D1[49]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \in4x_D1[4]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_D1[52]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_D1[53]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_D1[56]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_D1[57]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_D1[58]_i_2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_D1[59]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \in4x_D1[5]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_D1[72]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_D1[73]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_D1[8]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_D1[9]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_D2[10]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_D2[11]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_D2[2]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \in4x_D2[3]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \in4x_D2[4]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_D2[5]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_D2[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_D2[72]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_D2[73]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_D2[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_D2[8]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_D2[9]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_E1[10]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_E1[11]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_E1[2]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \in4x_E1[3]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \in4x_E1[4]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_E1[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_E1[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_E1[72]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_E1[73]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_E1[7]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_E1[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_E1[9]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_E2[10]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_E2[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_E2[2]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \in4x_E2[3]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \in4x_E2[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_E2[5]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_E2[6]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_E2[72]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_E2[73]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_E2[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_E2[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_E2[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_F1[12]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_F1[13]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_F1[16]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_F1[17]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_F1[20]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_F1[21]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_F1[24]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_F1[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_F1[28]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_F1[29]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_F1[32]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_F1[33]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_F1[36]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_F1[37]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_F1[40]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_F1[41]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_F1[44]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_F1[45]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[48]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[49]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_F1[4]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_F1[52]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_F1[53]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_F1[56]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_F1[57]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_F1[58]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_F1[59]_i_2\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_F1[5]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_F1[72]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[73]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[8]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_F1[9]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_F2[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[11]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[2]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \in4x_F2[3]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \in4x_F2[4]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_F2[5]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_F2[6]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[72]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_F2[73]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_F2[7]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_F2[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_G1[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_G1[11]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_G1[2]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \in4x_G1[3]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \in4x_G1[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_G1[5]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_G1[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_G1[72]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_G1[73]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_G1[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_G1[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_G1[9]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_G2[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_G2[11]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_G2[2]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \in4x_G2[3]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \in4x_G2[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_G2[5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_G2[6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_G2[72]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_G2[73]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_G2[7]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_G2[8]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_G2[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_H1[10]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_H1[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_H1[3]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \in4x_H1[4]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_H1[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_H1[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_H1[72]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_H1[73]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_H1[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \in4x_H1[8]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_H1[9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_H2[12]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_H2[13]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_H2[16]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_H2[17]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_H2[20]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_H2[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_H2[24]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_H2[25]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_H2[28]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_H2[29]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_H2[32]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_H2[33]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_H2[36]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_H2[37]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_H2[40]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_H2[41]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_H2[44]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_H2[45]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_H2[48]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_H2[49]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_H2[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_H2[52]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_H2[53]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_H2[56]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_H2[57]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_H2[58]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_H2[59]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_H2[5]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_H2[72]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_H2[73]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_H2[8]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_H2[9]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_I1[12]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_I1[13]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \in4x_I1[16]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_I1[17]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \in4x_I1[20]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_I1[21]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_I1[24]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_I1[25]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_I1[28]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I1[29]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \in4x_I1[32]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \in4x_I1[33]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \in4x_I1[36]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_I1[37]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_I1[40]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_I1[41]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_I1[44]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I1[45]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \in4x_I1[48]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \in4x_I1[49]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \in4x_I1[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_I1[52]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_I1[53]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_I1[56]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_I1[57]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_I1[58]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_I1[59]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_I1[5]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_I1[72]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_I1[73]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_I1[8]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_I1[9]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_I2[12]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_I2[13]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_I2[16]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_I2[17]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_I2[20]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_I2[21]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_I2[24]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_I2[25]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_I2[28]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_I2[29]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_I2[32]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_I2[33]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_I2[36]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_I2[37]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_I2[40]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_I2[41]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_I2[44]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_I2[45]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_I2[48]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_I2[49]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_I2[4]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_I2[52]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_I2[53]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_I2[56]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_I2[57]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_I2[58]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_I2[59]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_I2[5]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_I2[72]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_I2[73]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_I2[8]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_I2[9]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_J1[12]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \in4x_J1[13]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_J1[16]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \in4x_J1[17]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_J1[20]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_J1[21]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_J1[24]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_J1[25]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_J1[28]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \in4x_J1[29]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \in4x_J1[32]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \in4x_J1[33]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_J1[36]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_J1[37]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_J1[40]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_J1[41]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_J1[44]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \in4x_J1[45]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \in4x_J1[48]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \in4x_J1[49]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_J1[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_J1[52]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_J1[53]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_J1[56]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_J1[57]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_J1[58]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_J1[59]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \in4x_J1[5]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_J1[72]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_J1[73]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_J1[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_J1[9]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_J2[12]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \in4x_J2[13]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \in4x_J2[16]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \in4x_J2[17]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \in4x_J2[20]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_J2[21]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_J2[24]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_J2[25]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_J2[28]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \in4x_J2[29]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \in4x_J2[32]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \in4x_J2[33]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \in4x_J2[36]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_J2[37]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_J2[40]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_J2[41]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_J2[44]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \in4x_J2[45]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \in4x_J2[48]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \in4x_J2[49]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \in4x_J2[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_J2[52]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_J2[53]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_J2[56]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_J2[57]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_J2[58]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_J2[59]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_J2[5]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_J2[72]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_J2[73]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_J2[8]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_J2[9]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_K1[12]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \in4x_K1[13]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \in4x_K1[16]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \in4x_K1[17]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \in4x_K1[20]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_K1[21]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_K1[24]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_K1[25]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_K1[28]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \in4x_K1[29]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \in4x_K1[32]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \in4x_K1[33]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \in4x_K1[36]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_K1[37]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_K1[40]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_K1[41]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_K1[44]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \in4x_K1[45]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \in4x_K1[48]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \in4x_K1[49]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \in4x_K1[4]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_K1[52]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_K1[53]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_K1[56]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_K1[57]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_K1[58]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_K1[59]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \in4x_K1[5]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_K1[72]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_K1[73]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_K1[8]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_K1[9]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_K2[10]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_K2[11]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_K2[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[3]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_K2[4]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_K2[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_K2[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_K2[72]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_K2[73]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_K2[7]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_K2[8]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_K2[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_L1[10]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_L1[11]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_L1[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_L1[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_L1[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_L1[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_L1[72]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_L1[73]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_L1[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_L1[8]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_L1[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_L2[10]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_L2[11]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_L2[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L2[3]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_L2[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_L2[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_L2[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_L2[72]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_L2[73]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_L2[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_L2[8]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_L2[9]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_M1[10]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_M1[11]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_M1[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_M1[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_M1[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_M1[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_M1[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_M1[72]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_M1[73]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_M1[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_M1[8]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_M1[9]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_M2[10]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_M2[11]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_M2[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_M2[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_M2[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_M2[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_M2[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_M2[72]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_M2[73]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_M2[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_M2[8]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_M2[9]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_N1[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_N1[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_N1[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_N1[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_N1[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_N1[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_N1[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_N1[72]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_N1[73]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_N1[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_N1[8]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_N1[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_N2[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_N2[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_N2[2]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_N2[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_N2[4]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_N2[5]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_N2[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N2[72]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_N2[73]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_N2[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_N2[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_N2[9]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_O1[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_O1[11]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_O1[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_O1[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_O1[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_O1[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_O1[6]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_O1[72]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_O1[73]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_O1[7]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_O1[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_O1[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_O2[10]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_O2[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_O2[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_O2[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_O2[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_O2[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_O2[6]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O2[72]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_O2[73]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_O2[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_O2[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_O2[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_P1[10]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_P1[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_P1[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_P1[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_P1[4]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_P1[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_P1[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_P1[72]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_P1[73]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_P1[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_P1[8]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_P1[9]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_P2[10]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_P2[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_P2[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_P2[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_P2[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_P2[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P2[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_P2[72]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_P2[73]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_P2[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_P2[8]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_P2[9]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \result_A1[15]_i_7\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rhd_data_out[12]_i_14\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_14\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_30\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_31\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rhd_data_out[1]_i_14\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rhd_data_out[4]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rhd_data_out[5]_i_14\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rhd_data_out[8]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rhd_data_out[9]_i_14\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of rhd_valid_out_i_9 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \timestamp[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \timestamp[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \timestamp[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \timestamp[14]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \timestamp[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \timestamp[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \timestamp[5]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \timestamp[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \timestamp[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \timestamp[9]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tlast_cnt[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tlast_cnt[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tlast_cnt[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tlast_cnt[3]_i_2\ : label is "soft_lutpair66";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_1 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_2 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_5bit_inst_3 : label is "xpm_cdc_1bit.hwdef";
begin
  FIFO_rstn <= \^fifo_rstn\;
  MOSI1 <= \^mosi1\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
CS_b_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CS_b_i_2_n_0,
      I1 => main_state(6),
      I2 => CS_b_i_3_n_0,
      O => CS_b_i_1_n_0
    );
CS_b_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0E1E"
    )
        port map (
      I0 => main_state(3),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_2_n_0
    );
CS_b_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_3_n_0
    );
CS_b_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => CS_b_i_1_n_0,
      Q => CS_b,
      S => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \main_state__0\(0)
    );
\FSM_sequential_main_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__19_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__20_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__21_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \main_state__0\(1)
    );
\FSM_sequential_main_state[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__24_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__25_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__26_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => \main_state__0\(2)
    );
\FSM_sequential_main_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \main_state__0\(3)
    );
\FSM_sequential_main_state[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => main_state(2),
      O => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I5 => main_state(3),
      O => \main_state__0\(4)
    );
\FSM_sequential_main_state[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I5 => main_state(3),
      O => \FSM_sequential_main_state[4]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \main_state__0\(5)
    );
\FSM_sequential_main_state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(2),
      O => \FSM_sequential_main_state[5]_i_2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0DFF0DFF0D00"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I5 => Q(0),
      O => \FSM_sequential_main_state[6]_i_1_n_0\
    );
\FSM_sequential_main_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \main_state__0\(6)
    );
\FSM_sequential_main_state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(3),
      O => \FSM_sequential_main_state[6]_i_3_n_0\
    );
\FSM_sequential_main_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_i_4_n_0\
    );
\FSM_sequential_main_state[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => \FSM_sequential_main_state[6]_i_5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(0),
      Q => main_state(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__19\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__19_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__20\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__20_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__21\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__21_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(1),
      Q => main_state(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__19\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__20\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__21\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__22\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__23\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__24\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__24_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__25\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__25_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__26\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__26_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(2),
      Q => main_state(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(3),
      Q => main_state(3),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(4),
      Q => main_state(4),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(5),
      Q => main_state(5),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(6),
      Q => main_state(6),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
MISO_falling_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge
     port map (
      D(15 downto 0) => in_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[71]\,
      Q(68) => \in4x_A1_reg_n_0_[70]\,
      Q(67) => \in4x_A1_reg_n_0_[69]\,
      Q(66) => \in4x_A1_reg_n_0_[68]\,
      Q(65) => \in4x_A1_reg_n_0_[67]\,
      Q(64) => \in4x_A1_reg_n_0_[66]\,
      Q(63) => \in4x_A1_reg_n_0_[65]\,
      Q(62) => \in4x_A1_reg_n_0_[64]\,
      Q(61) => \in4x_A1_reg_n_0_[63]\,
      Q(60) => \in4x_A1_reg_n_0_[62]\,
      Q(59) => \in4x_A1_reg_n_0_[61]\,
      Q(58) => \in4x_A1_reg_n_0_[60]\,
      Q(57) => \in4x_A1_reg_n_0_[59]\,
      Q(56) => \in4x_A1_reg_n_0_[58]\,
      Q(55) => \in4x_A1_reg_n_0_[57]\,
      Q(54) => \in4x_A1_reg_n_0_[56]\,
      Q(53) => \in4x_A1_reg_n_0_[55]\,
      Q(52) => \in4x_A1_reg_n_0_[54]\,
      Q(51) => \in4x_A1_reg_n_0_[53]\,
      Q(50) => \in4x_A1_reg_n_0_[52]\,
      Q(49) => \in4x_A1_reg_n_0_[51]\,
      Q(48) => \in4x_A1_reg_n_0_[50]\,
      Q(47) => \in4x_A1_reg_n_0_[49]\,
      Q(46) => \in4x_A1_reg_n_0_[48]\,
      Q(45) => \in4x_A1_reg_n_0_[47]\,
      Q(44) => \in4x_A1_reg_n_0_[46]\,
      Q(43) => \in4x_A1_reg_n_0_[45]\,
      Q(42) => \in4x_A1_reg_n_0_[44]\,
      Q(41) => \in4x_A1_reg_n_0_[43]\,
      Q(40) => \in4x_A1_reg_n_0_[42]\,
      Q(39) => \in4x_A1_reg_n_0_[41]\,
      Q(38) => \in4x_A1_reg_n_0_[40]\,
      Q(37) => \in4x_A1_reg_n_0_[39]\,
      Q(36) => \in4x_A1_reg_n_0_[38]\,
      Q(35) => \in4x_A1_reg_n_0_[37]\,
      Q(34) => \in4x_A1_reg_n_0_[36]\,
      Q(33) => \in4x_A1_reg_n_0_[35]\,
      Q(32) => \in4x_A1_reg_n_0_[34]\,
      Q(31) => \in4x_A1_reg_n_0_[33]\,
      Q(30) => \in4x_A1_reg_n_0_[32]\,
      Q(29) => \in4x_A1_reg_n_0_[31]\,
      Q(28) => \in4x_A1_reg_n_0_[30]\,
      Q(27) => \in4x_A1_reg_n_0_[29]\,
      Q(26) => \in4x_A1_reg_n_0_[28]\,
      Q(25) => \in4x_A1_reg_n_0_[27]\,
      Q(24) => \in4x_A1_reg_n_0_[26]\,
      Q(23) => \in4x_A1_reg_n_0_[25]\,
      Q(22) => \in4x_A1_reg_n_0_[24]\,
      Q(21) => \in4x_A1_reg_n_0_[23]\,
      Q(20) => \in4x_A1_reg_n_0_[22]\,
      Q(19) => \in4x_A1_reg_n_0_[21]\,
      Q(18) => \in4x_A1_reg_n_0_[20]\,
      Q(17) => \in4x_A1_reg_n_0_[19]\,
      Q(16) => \in4x_A1_reg_n_0_[18]\,
      Q(15) => \in4x_A1_reg_n_0_[17]\,
      Q(14) => \in4x_A1_reg_n_0_[16]\,
      Q(13) => \in4x_A1_reg_n_0_[15]\,
      Q(12) => \in4x_A1_reg_n_0_[14]\,
      Q(11) => \in4x_A1_reg_n_0_[13]\,
      Q(10) => \in4x_A1_reg_n_0_[12]\,
      Q(9) => \in4x_A1_reg_n_0_[11]\,
      Q(8) => \in4x_A1_reg_n_0_[10]\,
      Q(7) => \in4x_A1_reg_n_0_[9]\,
      Q(6) => \in4x_A1_reg_n_0_[8]\,
      Q(5) => \in4x_A1_reg_n_0_[7]\,
      Q(4) => \in4x_A1_reg_n_0_[6]\,
      Q(3) => \in4x_A1_reg_n_0_[5]\,
      Q(2) => \in4x_A1_reg_n_0_[4]\,
      Q(1) => \in4x_A1_reg_n_0_[3]\,
      Q(0) => \in4x_A1_reg_n_0_[2]\,
      \result_A1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0
     port map (
      D(15 downto 0) => in_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[71]\,
      Q(68) => \in4x_E2_reg_n_0_[70]\,
      Q(67) => \in4x_E2_reg_n_0_[69]\,
      Q(66) => \in4x_E2_reg_n_0_[68]\,
      Q(65) => \in4x_E2_reg_n_0_[67]\,
      Q(64) => \in4x_E2_reg_n_0_[66]\,
      Q(63) => \in4x_E2_reg_n_0_[65]\,
      Q(62) => \in4x_E2_reg_n_0_[64]\,
      Q(61) => \in4x_E2_reg_n_0_[63]\,
      Q(60) => \in4x_E2_reg_n_0_[62]\,
      Q(59) => \in4x_E2_reg_n_0_[61]\,
      Q(58) => \in4x_E2_reg_n_0_[60]\,
      Q(57) => \in4x_E2_reg_n_0_[59]\,
      Q(56) => \in4x_E2_reg_n_0_[58]\,
      Q(55) => \in4x_E2_reg_n_0_[57]\,
      Q(54) => \in4x_E2_reg_n_0_[56]\,
      Q(53) => \in4x_E2_reg_n_0_[55]\,
      Q(52) => \in4x_E2_reg_n_0_[54]\,
      Q(51) => \in4x_E2_reg_n_0_[53]\,
      Q(50) => \in4x_E2_reg_n_0_[52]\,
      Q(49) => \in4x_E2_reg_n_0_[51]\,
      Q(48) => \in4x_E2_reg_n_0_[50]\,
      Q(47) => \in4x_E2_reg_n_0_[49]\,
      Q(46) => \in4x_E2_reg_n_0_[48]\,
      Q(45) => \in4x_E2_reg_n_0_[47]\,
      Q(44) => \in4x_E2_reg_n_0_[46]\,
      Q(43) => \in4x_E2_reg_n_0_[45]\,
      Q(42) => \in4x_E2_reg_n_0_[44]\,
      Q(41) => \in4x_E2_reg_n_0_[43]\,
      Q(40) => \in4x_E2_reg_n_0_[42]\,
      Q(39) => \in4x_E2_reg_n_0_[41]\,
      Q(38) => \in4x_E2_reg_n_0_[40]\,
      Q(37) => \in4x_E2_reg_n_0_[39]\,
      Q(36) => \in4x_E2_reg_n_0_[38]\,
      Q(35) => \in4x_E2_reg_n_0_[37]\,
      Q(34) => \in4x_E2_reg_n_0_[36]\,
      Q(33) => \in4x_E2_reg_n_0_[35]\,
      Q(32) => \in4x_E2_reg_n_0_[34]\,
      Q(31) => \in4x_E2_reg_n_0_[33]\,
      Q(30) => \in4x_E2_reg_n_0_[32]\,
      Q(29) => \in4x_E2_reg_n_0_[31]\,
      Q(28) => \in4x_E2_reg_n_0_[30]\,
      Q(27) => \in4x_E2_reg_n_0_[29]\,
      Q(26) => \in4x_E2_reg_n_0_[28]\,
      Q(25) => \in4x_E2_reg_n_0_[27]\,
      Q(24) => \in4x_E2_reg_n_0_[26]\,
      Q(23) => \in4x_E2_reg_n_0_[25]\,
      Q(22) => \in4x_E2_reg_n_0_[24]\,
      Q(21) => \in4x_E2_reg_n_0_[23]\,
      Q(20) => \in4x_E2_reg_n_0_[22]\,
      Q(19) => \in4x_E2_reg_n_0_[21]\,
      Q(18) => \in4x_E2_reg_n_0_[20]\,
      Q(17) => \in4x_E2_reg_n_0_[19]\,
      Q(16) => \in4x_E2_reg_n_0_[18]\,
      Q(15) => \in4x_E2_reg_n_0_[17]\,
      Q(14) => \in4x_E2_reg_n_0_[16]\,
      Q(13) => \in4x_E2_reg_n_0_[15]\,
      Q(12) => \in4x_E2_reg_n_0_[14]\,
      Q(11) => \in4x_E2_reg_n_0_[13]\,
      Q(10) => \in4x_E2_reg_n_0_[12]\,
      Q(9) => \in4x_E2_reg_n_0_[11]\,
      Q(8) => \in4x_E2_reg_n_0_[10]\,
      Q(7) => \in4x_E2_reg_n_0_[9]\,
      Q(6) => \in4x_E2_reg_n_0_[8]\,
      Q(5) => \in4x_E2_reg_n_0_[7]\,
      Q(4) => \in4x_E2_reg_n_0_[6]\,
      Q(3) => \in4x_E2_reg_n_0_[5]\,
      Q(2) => \in4x_E2_reg_n_0_[4]\,
      Q(1) => \in4x_E2_reg_n_0_[3]\,
      Q(0) => \in4x_E2_reg_n_0_[2]\,
      \result_E2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_E2_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_E2_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_E2_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
MISO_falling_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1
     port map (
      D(15 downto 0) => in_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[71]\,
      Q(68) => \in4x_F1_reg_n_0_[70]\,
      Q(67) => \in4x_F1_reg_n_0_[69]\,
      Q(66) => \in4x_F1_reg_n_0_[68]\,
      Q(65) => \in4x_F1_reg_n_0_[67]\,
      Q(64) => \in4x_F1_reg_n_0_[66]\,
      Q(63) => \in4x_F1_reg_n_0_[65]\,
      Q(62) => \in4x_F1_reg_n_0_[64]\,
      Q(61) => \in4x_F1_reg_n_0_[63]\,
      Q(60) => \in4x_F1_reg_n_0_[62]\,
      Q(59) => \in4x_F1_reg_n_0_[61]\,
      Q(58) => \in4x_F1_reg_n_0_[60]\,
      Q(57) => \in4x_F1_reg_n_0_[59]\,
      Q(56) => \in4x_F1_reg_n_0_[58]\,
      Q(55) => \in4x_F1_reg_n_0_[57]\,
      Q(54) => \in4x_F1_reg_n_0_[56]\,
      Q(53) => \in4x_F1_reg_n_0_[55]\,
      Q(52) => \in4x_F1_reg_n_0_[54]\,
      Q(51) => \in4x_F1_reg_n_0_[53]\,
      Q(50) => \in4x_F1_reg_n_0_[52]\,
      Q(49) => \in4x_F1_reg_n_0_[51]\,
      Q(48) => \in4x_F1_reg_n_0_[50]\,
      Q(47) => \in4x_F1_reg_n_0_[49]\,
      Q(46) => \in4x_F1_reg_n_0_[48]\,
      Q(45) => \in4x_F1_reg_n_0_[47]\,
      Q(44) => \in4x_F1_reg_n_0_[46]\,
      Q(43) => \in4x_F1_reg_n_0_[45]\,
      Q(42) => \in4x_F1_reg_n_0_[44]\,
      Q(41) => \in4x_F1_reg_n_0_[43]\,
      Q(40) => \in4x_F1_reg_n_0_[42]\,
      Q(39) => \in4x_F1_reg_n_0_[41]\,
      Q(38) => \in4x_F1_reg_n_0_[40]\,
      Q(37) => \in4x_F1_reg_n_0_[39]\,
      Q(36) => \in4x_F1_reg_n_0_[38]\,
      Q(35) => \in4x_F1_reg_n_0_[37]\,
      Q(34) => \in4x_F1_reg_n_0_[36]\,
      Q(33) => \in4x_F1_reg_n_0_[35]\,
      Q(32) => \in4x_F1_reg_n_0_[34]\,
      Q(31) => \in4x_F1_reg_n_0_[33]\,
      Q(30) => \in4x_F1_reg_n_0_[32]\,
      Q(29) => \in4x_F1_reg_n_0_[31]\,
      Q(28) => \in4x_F1_reg_n_0_[30]\,
      Q(27) => \in4x_F1_reg_n_0_[29]\,
      Q(26) => \in4x_F1_reg_n_0_[28]\,
      Q(25) => \in4x_F1_reg_n_0_[27]\,
      Q(24) => \in4x_F1_reg_n_0_[26]\,
      Q(23) => \in4x_F1_reg_n_0_[25]\,
      Q(22) => \in4x_F1_reg_n_0_[24]\,
      Q(21) => \in4x_F1_reg_n_0_[23]\,
      Q(20) => \in4x_F1_reg_n_0_[22]\,
      Q(19) => \in4x_F1_reg_n_0_[21]\,
      Q(18) => \in4x_F1_reg_n_0_[20]\,
      Q(17) => \in4x_F1_reg_n_0_[19]\,
      Q(16) => \in4x_F1_reg_n_0_[18]\,
      Q(15) => \in4x_F1_reg_n_0_[17]\,
      Q(14) => \in4x_F1_reg_n_0_[16]\,
      Q(13) => \in4x_F1_reg_n_0_[15]\,
      Q(12) => \in4x_F1_reg_n_0_[14]\,
      Q(11) => \in4x_F1_reg_n_0_[13]\,
      Q(10) => \in4x_F1_reg_n_0_[12]\,
      Q(9) => \in4x_F1_reg_n_0_[11]\,
      Q(8) => \in4x_F1_reg_n_0_[10]\,
      Q(7) => \in4x_F1_reg_n_0_[9]\,
      Q(6) => \in4x_F1_reg_n_0_[8]\,
      Q(5) => \in4x_F1_reg_n_0_[7]\,
      Q(4) => \in4x_F1_reg_n_0_[6]\,
      Q(3) => \in4x_F1_reg_n_0_[5]\,
      Q(2) => \in4x_F1_reg_n_0_[4]\,
      Q(1) => \in4x_F1_reg_n_0_[3]\,
      Q(0) => \in4x_F1_reg_n_0_[2]\,
      \result_F1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2
     port map (
      D(15 downto 0) => in_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[71]\,
      Q(68) => \in4x_F2_reg_n_0_[70]\,
      Q(67) => \in4x_F2_reg_n_0_[69]\,
      Q(66) => \in4x_F2_reg_n_0_[68]\,
      Q(65) => \in4x_F2_reg_n_0_[67]\,
      Q(64) => \in4x_F2_reg_n_0_[66]\,
      Q(63) => \in4x_F2_reg_n_0_[65]\,
      Q(62) => \in4x_F2_reg_n_0_[64]\,
      Q(61) => \in4x_F2_reg_n_0_[63]\,
      Q(60) => \in4x_F2_reg_n_0_[62]\,
      Q(59) => \in4x_F2_reg_n_0_[61]\,
      Q(58) => \in4x_F2_reg_n_0_[60]\,
      Q(57) => \in4x_F2_reg_n_0_[59]\,
      Q(56) => \in4x_F2_reg_n_0_[58]\,
      Q(55) => \in4x_F2_reg_n_0_[57]\,
      Q(54) => \in4x_F2_reg_n_0_[56]\,
      Q(53) => \in4x_F2_reg_n_0_[55]\,
      Q(52) => \in4x_F2_reg_n_0_[54]\,
      Q(51) => \in4x_F2_reg_n_0_[53]\,
      Q(50) => \in4x_F2_reg_n_0_[52]\,
      Q(49) => \in4x_F2_reg_n_0_[51]\,
      Q(48) => \in4x_F2_reg_n_0_[50]\,
      Q(47) => \in4x_F2_reg_n_0_[49]\,
      Q(46) => \in4x_F2_reg_n_0_[48]\,
      Q(45) => \in4x_F2_reg_n_0_[47]\,
      Q(44) => \in4x_F2_reg_n_0_[46]\,
      Q(43) => \in4x_F2_reg_n_0_[45]\,
      Q(42) => \in4x_F2_reg_n_0_[44]\,
      Q(41) => \in4x_F2_reg_n_0_[43]\,
      Q(40) => \in4x_F2_reg_n_0_[42]\,
      Q(39) => \in4x_F2_reg_n_0_[41]\,
      Q(38) => \in4x_F2_reg_n_0_[40]\,
      Q(37) => \in4x_F2_reg_n_0_[39]\,
      Q(36) => \in4x_F2_reg_n_0_[38]\,
      Q(35) => \in4x_F2_reg_n_0_[37]\,
      Q(34) => \in4x_F2_reg_n_0_[36]\,
      Q(33) => \in4x_F2_reg_n_0_[35]\,
      Q(32) => \in4x_F2_reg_n_0_[34]\,
      Q(31) => \in4x_F2_reg_n_0_[33]\,
      Q(30) => \in4x_F2_reg_n_0_[32]\,
      Q(29) => \in4x_F2_reg_n_0_[31]\,
      Q(28) => \in4x_F2_reg_n_0_[30]\,
      Q(27) => \in4x_F2_reg_n_0_[29]\,
      Q(26) => \in4x_F2_reg_n_0_[28]\,
      Q(25) => \in4x_F2_reg_n_0_[27]\,
      Q(24) => \in4x_F2_reg_n_0_[26]\,
      Q(23) => \in4x_F2_reg_n_0_[25]\,
      Q(22) => \in4x_F2_reg_n_0_[24]\,
      Q(21) => \in4x_F2_reg_n_0_[23]\,
      Q(20) => \in4x_F2_reg_n_0_[22]\,
      Q(19) => \in4x_F2_reg_n_0_[21]\,
      Q(18) => \in4x_F2_reg_n_0_[20]\,
      Q(17) => \in4x_F2_reg_n_0_[19]\,
      Q(16) => \in4x_F2_reg_n_0_[18]\,
      Q(15) => \in4x_F2_reg_n_0_[17]\,
      Q(14) => \in4x_F2_reg_n_0_[16]\,
      Q(13) => \in4x_F2_reg_n_0_[15]\,
      Q(12) => \in4x_F2_reg_n_0_[14]\,
      Q(11) => \in4x_F2_reg_n_0_[13]\,
      Q(10) => \in4x_F2_reg_n_0_[12]\,
      Q(9) => \in4x_F2_reg_n_0_[11]\,
      Q(8) => \in4x_F2_reg_n_0_[10]\,
      Q(7) => \in4x_F2_reg_n_0_[9]\,
      Q(6) => \in4x_F2_reg_n_0_[8]\,
      Q(5) => \in4x_F2_reg_n_0_[7]\,
      Q(4) => \in4x_F2_reg_n_0_[6]\,
      Q(3) => \in4x_F2_reg_n_0_[5]\,
      Q(2) => \in4x_F2_reg_n_0_[4]\,
      Q(1) => \in4x_F2_reg_n_0_[3]\,
      Q(0) => \in4x_F2_reg_n_0_[2]\,
      \result_F2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_F2_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_F2_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_falling_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3
     port map (
      D(15 downto 0) => in_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[71]\,
      Q(68) => \in4x_G1_reg_n_0_[70]\,
      Q(67) => \in4x_G1_reg_n_0_[69]\,
      Q(66) => \in4x_G1_reg_n_0_[68]\,
      Q(65) => \in4x_G1_reg_n_0_[67]\,
      Q(64) => \in4x_G1_reg_n_0_[66]\,
      Q(63) => \in4x_G1_reg_n_0_[65]\,
      Q(62) => \in4x_G1_reg_n_0_[64]\,
      Q(61) => \in4x_G1_reg_n_0_[63]\,
      Q(60) => \in4x_G1_reg_n_0_[62]\,
      Q(59) => \in4x_G1_reg_n_0_[61]\,
      Q(58) => \in4x_G1_reg_n_0_[60]\,
      Q(57) => \in4x_G1_reg_n_0_[59]\,
      Q(56) => \in4x_G1_reg_n_0_[58]\,
      Q(55) => \in4x_G1_reg_n_0_[57]\,
      Q(54) => \in4x_G1_reg_n_0_[56]\,
      Q(53) => \in4x_G1_reg_n_0_[55]\,
      Q(52) => \in4x_G1_reg_n_0_[54]\,
      Q(51) => \in4x_G1_reg_n_0_[53]\,
      Q(50) => \in4x_G1_reg_n_0_[52]\,
      Q(49) => \in4x_G1_reg_n_0_[51]\,
      Q(48) => \in4x_G1_reg_n_0_[50]\,
      Q(47) => \in4x_G1_reg_n_0_[49]\,
      Q(46) => \in4x_G1_reg_n_0_[48]\,
      Q(45) => \in4x_G1_reg_n_0_[47]\,
      Q(44) => \in4x_G1_reg_n_0_[46]\,
      Q(43) => \in4x_G1_reg_n_0_[45]\,
      Q(42) => \in4x_G1_reg_n_0_[44]\,
      Q(41) => \in4x_G1_reg_n_0_[43]\,
      Q(40) => \in4x_G1_reg_n_0_[42]\,
      Q(39) => \in4x_G1_reg_n_0_[41]\,
      Q(38) => \in4x_G1_reg_n_0_[40]\,
      Q(37) => \in4x_G1_reg_n_0_[39]\,
      Q(36) => \in4x_G1_reg_n_0_[38]\,
      Q(35) => \in4x_G1_reg_n_0_[37]\,
      Q(34) => \in4x_G1_reg_n_0_[36]\,
      Q(33) => \in4x_G1_reg_n_0_[35]\,
      Q(32) => \in4x_G1_reg_n_0_[34]\,
      Q(31) => \in4x_G1_reg_n_0_[33]\,
      Q(30) => \in4x_G1_reg_n_0_[32]\,
      Q(29) => \in4x_G1_reg_n_0_[31]\,
      Q(28) => \in4x_G1_reg_n_0_[30]\,
      Q(27) => \in4x_G1_reg_n_0_[29]\,
      Q(26) => \in4x_G1_reg_n_0_[28]\,
      Q(25) => \in4x_G1_reg_n_0_[27]\,
      Q(24) => \in4x_G1_reg_n_0_[26]\,
      Q(23) => \in4x_G1_reg_n_0_[25]\,
      Q(22) => \in4x_G1_reg_n_0_[24]\,
      Q(21) => \in4x_G1_reg_n_0_[23]\,
      Q(20) => \in4x_G1_reg_n_0_[22]\,
      Q(19) => \in4x_G1_reg_n_0_[21]\,
      Q(18) => \in4x_G1_reg_n_0_[20]\,
      Q(17) => \in4x_G1_reg_n_0_[19]\,
      Q(16) => \in4x_G1_reg_n_0_[18]\,
      Q(15) => \in4x_G1_reg_n_0_[17]\,
      Q(14) => \in4x_G1_reg_n_0_[16]\,
      Q(13) => \in4x_G1_reg_n_0_[15]\,
      Q(12) => \in4x_G1_reg_n_0_[14]\,
      Q(11) => \in4x_G1_reg_n_0_[13]\,
      Q(10) => \in4x_G1_reg_n_0_[12]\,
      Q(9) => \in4x_G1_reg_n_0_[11]\,
      Q(8) => \in4x_G1_reg_n_0_[10]\,
      Q(7) => \in4x_G1_reg_n_0_[9]\,
      Q(6) => \in4x_G1_reg_n_0_[8]\,
      Q(5) => \in4x_G1_reg_n_0_[7]\,
      Q(4) => \in4x_G1_reg_n_0_[6]\,
      Q(3) => \in4x_G1_reg_n_0_[5]\,
      Q(2) => \in4x_G1_reg_n_0_[4]\,
      Q(1) => \in4x_G1_reg_n_0_[3]\,
      Q(0) => \in4x_G1_reg_n_0_[2]\,
      \result_G1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4
     port map (
      D(15 downto 0) => in_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[71]\,
      Q(68) => \in4x_G2_reg_n_0_[70]\,
      Q(67) => \in4x_G2_reg_n_0_[69]\,
      Q(66) => \in4x_G2_reg_n_0_[68]\,
      Q(65) => \in4x_G2_reg_n_0_[67]\,
      Q(64) => \in4x_G2_reg_n_0_[66]\,
      Q(63) => \in4x_G2_reg_n_0_[65]\,
      Q(62) => \in4x_G2_reg_n_0_[64]\,
      Q(61) => \in4x_G2_reg_n_0_[63]\,
      Q(60) => \in4x_G2_reg_n_0_[62]\,
      Q(59) => \in4x_G2_reg_n_0_[61]\,
      Q(58) => \in4x_G2_reg_n_0_[60]\,
      Q(57) => \in4x_G2_reg_n_0_[59]\,
      Q(56) => \in4x_G2_reg_n_0_[58]\,
      Q(55) => \in4x_G2_reg_n_0_[57]\,
      Q(54) => \in4x_G2_reg_n_0_[56]\,
      Q(53) => \in4x_G2_reg_n_0_[55]\,
      Q(52) => \in4x_G2_reg_n_0_[54]\,
      Q(51) => \in4x_G2_reg_n_0_[53]\,
      Q(50) => \in4x_G2_reg_n_0_[52]\,
      Q(49) => \in4x_G2_reg_n_0_[51]\,
      Q(48) => \in4x_G2_reg_n_0_[50]\,
      Q(47) => \in4x_G2_reg_n_0_[49]\,
      Q(46) => \in4x_G2_reg_n_0_[48]\,
      Q(45) => \in4x_G2_reg_n_0_[47]\,
      Q(44) => \in4x_G2_reg_n_0_[46]\,
      Q(43) => \in4x_G2_reg_n_0_[45]\,
      Q(42) => \in4x_G2_reg_n_0_[44]\,
      Q(41) => \in4x_G2_reg_n_0_[43]\,
      Q(40) => \in4x_G2_reg_n_0_[42]\,
      Q(39) => \in4x_G2_reg_n_0_[41]\,
      Q(38) => \in4x_G2_reg_n_0_[40]\,
      Q(37) => \in4x_G2_reg_n_0_[39]\,
      Q(36) => \in4x_G2_reg_n_0_[38]\,
      Q(35) => \in4x_G2_reg_n_0_[37]\,
      Q(34) => \in4x_G2_reg_n_0_[36]\,
      Q(33) => \in4x_G2_reg_n_0_[35]\,
      Q(32) => \in4x_G2_reg_n_0_[34]\,
      Q(31) => \in4x_G2_reg_n_0_[33]\,
      Q(30) => \in4x_G2_reg_n_0_[32]\,
      Q(29) => \in4x_G2_reg_n_0_[31]\,
      Q(28) => \in4x_G2_reg_n_0_[30]\,
      Q(27) => \in4x_G2_reg_n_0_[29]\,
      Q(26) => \in4x_G2_reg_n_0_[28]\,
      Q(25) => \in4x_G2_reg_n_0_[27]\,
      Q(24) => \in4x_G2_reg_n_0_[26]\,
      Q(23) => \in4x_G2_reg_n_0_[25]\,
      Q(22) => \in4x_G2_reg_n_0_[24]\,
      Q(21) => \in4x_G2_reg_n_0_[23]\,
      Q(20) => \in4x_G2_reg_n_0_[22]\,
      Q(19) => \in4x_G2_reg_n_0_[21]\,
      Q(18) => \in4x_G2_reg_n_0_[20]\,
      Q(17) => \in4x_G2_reg_n_0_[19]\,
      Q(16) => \in4x_G2_reg_n_0_[18]\,
      Q(15) => \in4x_G2_reg_n_0_[17]\,
      Q(14) => \in4x_G2_reg_n_0_[16]\,
      Q(13) => \in4x_G2_reg_n_0_[15]\,
      Q(12) => \in4x_G2_reg_n_0_[14]\,
      Q(11) => \in4x_G2_reg_n_0_[13]\,
      Q(10) => \in4x_G2_reg_n_0_[12]\,
      Q(9) => \in4x_G2_reg_n_0_[11]\,
      Q(8) => \in4x_G2_reg_n_0_[10]\,
      Q(7) => \in4x_G2_reg_n_0_[9]\,
      Q(6) => \in4x_G2_reg_n_0_[8]\,
      Q(5) => \in4x_G2_reg_n_0_[7]\,
      Q(4) => \in4x_G2_reg_n_0_[6]\,
      Q(3) => \in4x_G2_reg_n_0_[5]\,
      Q(2) => \in4x_G2_reg_n_0_[4]\,
      Q(1) => \in4x_G2_reg_n_0_[3]\,
      Q(0) => \in4x_G2_reg_n_0_[2]\,
      \result_G2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_G2_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_G2_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_G2_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_falling_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5
     port map (
      D(15 downto 0) => in_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[71]\,
      Q(68) => \in4x_H1_reg_n_0_[70]\,
      Q(67) => \in4x_H1_reg_n_0_[69]\,
      Q(66) => \in4x_H1_reg_n_0_[68]\,
      Q(65) => \in4x_H1_reg_n_0_[67]\,
      Q(64) => \in4x_H1_reg_n_0_[66]\,
      Q(63) => \in4x_H1_reg_n_0_[65]\,
      Q(62) => \in4x_H1_reg_n_0_[64]\,
      Q(61) => \in4x_H1_reg_n_0_[63]\,
      Q(60) => \in4x_H1_reg_n_0_[62]\,
      Q(59) => \in4x_H1_reg_n_0_[61]\,
      Q(58) => \in4x_H1_reg_n_0_[60]\,
      Q(57) => \in4x_H1_reg_n_0_[59]\,
      Q(56) => \in4x_H1_reg_n_0_[58]\,
      Q(55) => \in4x_H1_reg_n_0_[57]\,
      Q(54) => \in4x_H1_reg_n_0_[56]\,
      Q(53) => \in4x_H1_reg_n_0_[55]\,
      Q(52) => \in4x_H1_reg_n_0_[54]\,
      Q(51) => \in4x_H1_reg_n_0_[53]\,
      Q(50) => \in4x_H1_reg_n_0_[52]\,
      Q(49) => \in4x_H1_reg_n_0_[51]\,
      Q(48) => \in4x_H1_reg_n_0_[50]\,
      Q(47) => \in4x_H1_reg_n_0_[49]\,
      Q(46) => \in4x_H1_reg_n_0_[48]\,
      Q(45) => \in4x_H1_reg_n_0_[47]\,
      Q(44) => \in4x_H1_reg_n_0_[46]\,
      Q(43) => \in4x_H1_reg_n_0_[45]\,
      Q(42) => \in4x_H1_reg_n_0_[44]\,
      Q(41) => \in4x_H1_reg_n_0_[43]\,
      Q(40) => \in4x_H1_reg_n_0_[42]\,
      Q(39) => \in4x_H1_reg_n_0_[41]\,
      Q(38) => \in4x_H1_reg_n_0_[40]\,
      Q(37) => \in4x_H1_reg_n_0_[39]\,
      Q(36) => \in4x_H1_reg_n_0_[38]\,
      Q(35) => \in4x_H1_reg_n_0_[37]\,
      Q(34) => \in4x_H1_reg_n_0_[36]\,
      Q(33) => \in4x_H1_reg_n_0_[35]\,
      Q(32) => \in4x_H1_reg_n_0_[34]\,
      Q(31) => \in4x_H1_reg_n_0_[33]\,
      Q(30) => \in4x_H1_reg_n_0_[32]\,
      Q(29) => \in4x_H1_reg_n_0_[31]\,
      Q(28) => \in4x_H1_reg_n_0_[30]\,
      Q(27) => \in4x_H1_reg_n_0_[29]\,
      Q(26) => \in4x_H1_reg_n_0_[28]\,
      Q(25) => \in4x_H1_reg_n_0_[27]\,
      Q(24) => \in4x_H1_reg_n_0_[26]\,
      Q(23) => \in4x_H1_reg_n_0_[25]\,
      Q(22) => \in4x_H1_reg_n_0_[24]\,
      Q(21) => \in4x_H1_reg_n_0_[23]\,
      Q(20) => \in4x_H1_reg_n_0_[22]\,
      Q(19) => \in4x_H1_reg_n_0_[21]\,
      Q(18) => \in4x_H1_reg_n_0_[20]\,
      Q(17) => \in4x_H1_reg_n_0_[19]\,
      Q(16) => \in4x_H1_reg_n_0_[18]\,
      Q(15) => \in4x_H1_reg_n_0_[17]\,
      Q(14) => \in4x_H1_reg_n_0_[16]\,
      Q(13) => \in4x_H1_reg_n_0_[15]\,
      Q(12) => \in4x_H1_reg_n_0_[14]\,
      Q(11) => \in4x_H1_reg_n_0_[13]\,
      Q(10) => \in4x_H1_reg_n_0_[12]\,
      Q(9) => \in4x_H1_reg_n_0_[11]\,
      Q(8) => \in4x_H1_reg_n_0_[10]\,
      Q(7) => \in4x_H1_reg_n_0_[9]\,
      Q(6) => \in4x_H1_reg_n_0_[8]\,
      Q(5) => \in4x_H1_reg_n_0_[7]\,
      Q(4) => \in4x_H1_reg_n_0_[6]\,
      Q(3) => \in4x_H1_reg_n_0_[5]\,
      Q(2) => \in4x_H1_reg_n_0_[4]\,
      Q(1) => \in4x_H1_reg_n_0_[3]\,
      Q(0) => \in4x_H1_reg_n_0_[2]\,
      \result_H1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6
     port map (
      D(15 downto 0) => in_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[71]\,
      Q(68) => \in4x_H2_reg_n_0_[70]\,
      Q(67) => \in4x_H2_reg_n_0_[69]\,
      Q(66) => \in4x_H2_reg_n_0_[68]\,
      Q(65) => \in4x_H2_reg_n_0_[67]\,
      Q(64) => \in4x_H2_reg_n_0_[66]\,
      Q(63) => \in4x_H2_reg_n_0_[65]\,
      Q(62) => \in4x_H2_reg_n_0_[64]\,
      Q(61) => \in4x_H2_reg_n_0_[63]\,
      Q(60) => \in4x_H2_reg_n_0_[62]\,
      Q(59) => \in4x_H2_reg_n_0_[61]\,
      Q(58) => \in4x_H2_reg_n_0_[60]\,
      Q(57) => \in4x_H2_reg_n_0_[59]\,
      Q(56) => \in4x_H2_reg_n_0_[58]\,
      Q(55) => \in4x_H2_reg_n_0_[57]\,
      Q(54) => \in4x_H2_reg_n_0_[56]\,
      Q(53) => \in4x_H2_reg_n_0_[55]\,
      Q(52) => \in4x_H2_reg_n_0_[54]\,
      Q(51) => \in4x_H2_reg_n_0_[53]\,
      Q(50) => \in4x_H2_reg_n_0_[52]\,
      Q(49) => \in4x_H2_reg_n_0_[51]\,
      Q(48) => \in4x_H2_reg_n_0_[50]\,
      Q(47) => \in4x_H2_reg_n_0_[49]\,
      Q(46) => \in4x_H2_reg_n_0_[48]\,
      Q(45) => \in4x_H2_reg_n_0_[47]\,
      Q(44) => \in4x_H2_reg_n_0_[46]\,
      Q(43) => \in4x_H2_reg_n_0_[45]\,
      Q(42) => \in4x_H2_reg_n_0_[44]\,
      Q(41) => \in4x_H2_reg_n_0_[43]\,
      Q(40) => \in4x_H2_reg_n_0_[42]\,
      Q(39) => \in4x_H2_reg_n_0_[41]\,
      Q(38) => \in4x_H2_reg_n_0_[40]\,
      Q(37) => \in4x_H2_reg_n_0_[39]\,
      Q(36) => \in4x_H2_reg_n_0_[38]\,
      Q(35) => \in4x_H2_reg_n_0_[37]\,
      Q(34) => \in4x_H2_reg_n_0_[36]\,
      Q(33) => \in4x_H2_reg_n_0_[35]\,
      Q(32) => \in4x_H2_reg_n_0_[34]\,
      Q(31) => \in4x_H2_reg_n_0_[33]\,
      Q(30) => \in4x_H2_reg_n_0_[32]\,
      Q(29) => \in4x_H2_reg_n_0_[31]\,
      Q(28) => \in4x_H2_reg_n_0_[30]\,
      Q(27) => \in4x_H2_reg_n_0_[29]\,
      Q(26) => \in4x_H2_reg_n_0_[28]\,
      Q(25) => \in4x_H2_reg_n_0_[27]\,
      Q(24) => \in4x_H2_reg_n_0_[26]\,
      Q(23) => \in4x_H2_reg_n_0_[25]\,
      Q(22) => \in4x_H2_reg_n_0_[24]\,
      Q(21) => \in4x_H2_reg_n_0_[23]\,
      Q(20) => \in4x_H2_reg_n_0_[22]\,
      Q(19) => \in4x_H2_reg_n_0_[21]\,
      Q(18) => \in4x_H2_reg_n_0_[20]\,
      Q(17) => \in4x_H2_reg_n_0_[19]\,
      Q(16) => \in4x_H2_reg_n_0_[18]\,
      Q(15) => \in4x_H2_reg_n_0_[17]\,
      Q(14) => \in4x_H2_reg_n_0_[16]\,
      Q(13) => \in4x_H2_reg_n_0_[15]\,
      Q(12) => \in4x_H2_reg_n_0_[14]\,
      Q(11) => \in4x_H2_reg_n_0_[13]\,
      Q(10) => \in4x_H2_reg_n_0_[12]\,
      Q(9) => \in4x_H2_reg_n_0_[11]\,
      Q(8) => \in4x_H2_reg_n_0_[10]\,
      Q(7) => \in4x_H2_reg_n_0_[9]\,
      Q(6) => \in4x_H2_reg_n_0_[8]\,
      Q(5) => \in4x_H2_reg_n_0_[7]\,
      Q(4) => \in4x_H2_reg_n_0_[6]\,
      Q(3) => \in4x_H2_reg_n_0_[5]\,
      Q(2) => \in4x_H2_reg_n_0_[4]\,
      Q(1) => \in4x_H2_reg_n_0_[3]\,
      Q(0) => \in4x_H2_reg_n_0_[2]\,
      \result_H2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_H2_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_H2_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_falling_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7
     port map (
      D(15 downto 0) => in_I1(15 downto 0),
      Q(69) => \in4x_I1_reg_n_0_[71]\,
      Q(68) => \in4x_I1_reg_n_0_[70]\,
      Q(67) => \in4x_I1_reg_n_0_[69]\,
      Q(66) => \in4x_I1_reg_n_0_[68]\,
      Q(65) => \in4x_I1_reg_n_0_[67]\,
      Q(64) => \in4x_I1_reg_n_0_[66]\,
      Q(63) => \in4x_I1_reg_n_0_[65]\,
      Q(62) => \in4x_I1_reg_n_0_[64]\,
      Q(61) => \in4x_I1_reg_n_0_[63]\,
      Q(60) => \in4x_I1_reg_n_0_[62]\,
      Q(59) => \in4x_I1_reg_n_0_[61]\,
      Q(58) => \in4x_I1_reg_n_0_[60]\,
      Q(57) => \in4x_I1_reg_n_0_[59]\,
      Q(56) => \in4x_I1_reg_n_0_[58]\,
      Q(55) => \in4x_I1_reg_n_0_[57]\,
      Q(54) => \in4x_I1_reg_n_0_[56]\,
      Q(53) => \in4x_I1_reg_n_0_[55]\,
      Q(52) => \in4x_I1_reg_n_0_[54]\,
      Q(51) => \in4x_I1_reg_n_0_[53]\,
      Q(50) => \in4x_I1_reg_n_0_[52]\,
      Q(49) => \in4x_I1_reg_n_0_[51]\,
      Q(48) => \in4x_I1_reg_n_0_[50]\,
      Q(47) => \in4x_I1_reg_n_0_[49]\,
      Q(46) => \in4x_I1_reg_n_0_[48]\,
      Q(45) => \in4x_I1_reg_n_0_[47]\,
      Q(44) => \in4x_I1_reg_n_0_[46]\,
      Q(43) => \in4x_I1_reg_n_0_[45]\,
      Q(42) => \in4x_I1_reg_n_0_[44]\,
      Q(41) => \in4x_I1_reg_n_0_[43]\,
      Q(40) => \in4x_I1_reg_n_0_[42]\,
      Q(39) => \in4x_I1_reg_n_0_[41]\,
      Q(38) => \in4x_I1_reg_n_0_[40]\,
      Q(37) => \in4x_I1_reg_n_0_[39]\,
      Q(36) => \in4x_I1_reg_n_0_[38]\,
      Q(35) => \in4x_I1_reg_n_0_[37]\,
      Q(34) => \in4x_I1_reg_n_0_[36]\,
      Q(33) => \in4x_I1_reg_n_0_[35]\,
      Q(32) => \in4x_I1_reg_n_0_[34]\,
      Q(31) => \in4x_I1_reg_n_0_[33]\,
      Q(30) => \in4x_I1_reg_n_0_[32]\,
      Q(29) => \in4x_I1_reg_n_0_[31]\,
      Q(28) => \in4x_I1_reg_n_0_[30]\,
      Q(27) => \in4x_I1_reg_n_0_[29]\,
      Q(26) => \in4x_I1_reg_n_0_[28]\,
      Q(25) => \in4x_I1_reg_n_0_[27]\,
      Q(24) => \in4x_I1_reg_n_0_[26]\,
      Q(23) => \in4x_I1_reg_n_0_[25]\,
      Q(22) => \in4x_I1_reg_n_0_[24]\,
      Q(21) => \in4x_I1_reg_n_0_[23]\,
      Q(20) => \in4x_I1_reg_n_0_[22]\,
      Q(19) => \in4x_I1_reg_n_0_[21]\,
      Q(18) => \in4x_I1_reg_n_0_[20]\,
      Q(17) => \in4x_I1_reg_n_0_[19]\,
      Q(16) => \in4x_I1_reg_n_0_[18]\,
      Q(15) => \in4x_I1_reg_n_0_[17]\,
      Q(14) => \in4x_I1_reg_n_0_[16]\,
      Q(13) => \in4x_I1_reg_n_0_[15]\,
      Q(12) => \in4x_I1_reg_n_0_[14]\,
      Q(11) => \in4x_I1_reg_n_0_[13]\,
      Q(10) => \in4x_I1_reg_n_0_[12]\,
      Q(9) => \in4x_I1_reg_n_0_[11]\,
      Q(8) => \in4x_I1_reg_n_0_[10]\,
      Q(7) => \in4x_I1_reg_n_0_[9]\,
      Q(6) => \in4x_I1_reg_n_0_[8]\,
      Q(5) => \in4x_I1_reg_n_0_[7]\,
      Q(4) => \in4x_I1_reg_n_0_[6]\,
      Q(3) => \in4x_I1_reg_n_0_[5]\,
      Q(2) => \in4x_I1_reg_n_0_[4]\,
      Q(1) => \in4x_I1_reg_n_0_[3]\,
      Q(0) => \in4x_I1_reg_n_0_[2]\,
      \result_I1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8
     port map (
      D(15 downto 0) => in_I2(15 downto 0),
      Q(69) => \in4x_I2_reg_n_0_[71]\,
      Q(68) => \in4x_I2_reg_n_0_[70]\,
      Q(67) => \in4x_I2_reg_n_0_[69]\,
      Q(66) => \in4x_I2_reg_n_0_[68]\,
      Q(65) => \in4x_I2_reg_n_0_[67]\,
      Q(64) => \in4x_I2_reg_n_0_[66]\,
      Q(63) => \in4x_I2_reg_n_0_[65]\,
      Q(62) => \in4x_I2_reg_n_0_[64]\,
      Q(61) => \in4x_I2_reg_n_0_[63]\,
      Q(60) => \in4x_I2_reg_n_0_[62]\,
      Q(59) => \in4x_I2_reg_n_0_[61]\,
      Q(58) => \in4x_I2_reg_n_0_[60]\,
      Q(57) => \in4x_I2_reg_n_0_[59]\,
      Q(56) => \in4x_I2_reg_n_0_[58]\,
      Q(55) => \in4x_I2_reg_n_0_[57]\,
      Q(54) => \in4x_I2_reg_n_0_[56]\,
      Q(53) => \in4x_I2_reg_n_0_[55]\,
      Q(52) => \in4x_I2_reg_n_0_[54]\,
      Q(51) => \in4x_I2_reg_n_0_[53]\,
      Q(50) => \in4x_I2_reg_n_0_[52]\,
      Q(49) => \in4x_I2_reg_n_0_[51]\,
      Q(48) => \in4x_I2_reg_n_0_[50]\,
      Q(47) => \in4x_I2_reg_n_0_[49]\,
      Q(46) => \in4x_I2_reg_n_0_[48]\,
      Q(45) => \in4x_I2_reg_n_0_[47]\,
      Q(44) => \in4x_I2_reg_n_0_[46]\,
      Q(43) => \in4x_I2_reg_n_0_[45]\,
      Q(42) => \in4x_I2_reg_n_0_[44]\,
      Q(41) => \in4x_I2_reg_n_0_[43]\,
      Q(40) => \in4x_I2_reg_n_0_[42]\,
      Q(39) => \in4x_I2_reg_n_0_[41]\,
      Q(38) => \in4x_I2_reg_n_0_[40]\,
      Q(37) => \in4x_I2_reg_n_0_[39]\,
      Q(36) => \in4x_I2_reg_n_0_[38]\,
      Q(35) => \in4x_I2_reg_n_0_[37]\,
      Q(34) => \in4x_I2_reg_n_0_[36]\,
      Q(33) => \in4x_I2_reg_n_0_[35]\,
      Q(32) => \in4x_I2_reg_n_0_[34]\,
      Q(31) => \in4x_I2_reg_n_0_[33]\,
      Q(30) => \in4x_I2_reg_n_0_[32]\,
      Q(29) => \in4x_I2_reg_n_0_[31]\,
      Q(28) => \in4x_I2_reg_n_0_[30]\,
      Q(27) => \in4x_I2_reg_n_0_[29]\,
      Q(26) => \in4x_I2_reg_n_0_[28]\,
      Q(25) => \in4x_I2_reg_n_0_[27]\,
      Q(24) => \in4x_I2_reg_n_0_[26]\,
      Q(23) => \in4x_I2_reg_n_0_[25]\,
      Q(22) => \in4x_I2_reg_n_0_[24]\,
      Q(21) => \in4x_I2_reg_n_0_[23]\,
      Q(20) => \in4x_I2_reg_n_0_[22]\,
      Q(19) => \in4x_I2_reg_n_0_[21]\,
      Q(18) => \in4x_I2_reg_n_0_[20]\,
      Q(17) => \in4x_I2_reg_n_0_[19]\,
      Q(16) => \in4x_I2_reg_n_0_[18]\,
      Q(15) => \in4x_I2_reg_n_0_[17]\,
      Q(14) => \in4x_I2_reg_n_0_[16]\,
      Q(13) => \in4x_I2_reg_n_0_[15]\,
      Q(12) => \in4x_I2_reg_n_0_[14]\,
      Q(11) => \in4x_I2_reg_n_0_[13]\,
      Q(10) => \in4x_I2_reg_n_0_[12]\,
      Q(9) => \in4x_I2_reg_n_0_[11]\,
      Q(8) => \in4x_I2_reg_n_0_[10]\,
      Q(7) => \in4x_I2_reg_n_0_[9]\,
      Q(6) => \in4x_I2_reg_n_0_[8]\,
      Q(5) => \in4x_I2_reg_n_0_[7]\,
      Q(4) => \in4x_I2_reg_n_0_[6]\,
      Q(3) => \in4x_I2_reg_n_0_[5]\,
      Q(2) => \in4x_I2_reg_n_0_[4]\,
      Q(1) => \in4x_I2_reg_n_0_[3]\,
      Q(0) => \in4x_I2_reg_n_0_[2]\,
      \result_I2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_I2_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_I2_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_I2_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_I2_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_falling_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9
     port map (
      D(15 downto 0) => in_J1(15 downto 0),
      Q(69) => \in4x_J1_reg_n_0_[71]\,
      Q(68) => \in4x_J1_reg_n_0_[70]\,
      Q(67) => \in4x_J1_reg_n_0_[69]\,
      Q(66) => \in4x_J1_reg_n_0_[68]\,
      Q(65) => \in4x_J1_reg_n_0_[67]\,
      Q(64) => \in4x_J1_reg_n_0_[66]\,
      Q(63) => \in4x_J1_reg_n_0_[65]\,
      Q(62) => \in4x_J1_reg_n_0_[64]\,
      Q(61) => \in4x_J1_reg_n_0_[63]\,
      Q(60) => \in4x_J1_reg_n_0_[62]\,
      Q(59) => \in4x_J1_reg_n_0_[61]\,
      Q(58) => \in4x_J1_reg_n_0_[60]\,
      Q(57) => \in4x_J1_reg_n_0_[59]\,
      Q(56) => \in4x_J1_reg_n_0_[58]\,
      Q(55) => \in4x_J1_reg_n_0_[57]\,
      Q(54) => \in4x_J1_reg_n_0_[56]\,
      Q(53) => \in4x_J1_reg_n_0_[55]\,
      Q(52) => \in4x_J1_reg_n_0_[54]\,
      Q(51) => \in4x_J1_reg_n_0_[53]\,
      Q(50) => \in4x_J1_reg_n_0_[52]\,
      Q(49) => \in4x_J1_reg_n_0_[51]\,
      Q(48) => \in4x_J1_reg_n_0_[50]\,
      Q(47) => \in4x_J1_reg_n_0_[49]\,
      Q(46) => \in4x_J1_reg_n_0_[48]\,
      Q(45) => \in4x_J1_reg_n_0_[47]\,
      Q(44) => \in4x_J1_reg_n_0_[46]\,
      Q(43) => \in4x_J1_reg_n_0_[45]\,
      Q(42) => \in4x_J1_reg_n_0_[44]\,
      Q(41) => \in4x_J1_reg_n_0_[43]\,
      Q(40) => \in4x_J1_reg_n_0_[42]\,
      Q(39) => \in4x_J1_reg_n_0_[41]\,
      Q(38) => \in4x_J1_reg_n_0_[40]\,
      Q(37) => \in4x_J1_reg_n_0_[39]\,
      Q(36) => \in4x_J1_reg_n_0_[38]\,
      Q(35) => \in4x_J1_reg_n_0_[37]\,
      Q(34) => \in4x_J1_reg_n_0_[36]\,
      Q(33) => \in4x_J1_reg_n_0_[35]\,
      Q(32) => \in4x_J1_reg_n_0_[34]\,
      Q(31) => \in4x_J1_reg_n_0_[33]\,
      Q(30) => \in4x_J1_reg_n_0_[32]\,
      Q(29) => \in4x_J1_reg_n_0_[31]\,
      Q(28) => \in4x_J1_reg_n_0_[30]\,
      Q(27) => \in4x_J1_reg_n_0_[29]\,
      Q(26) => \in4x_J1_reg_n_0_[28]\,
      Q(25) => \in4x_J1_reg_n_0_[27]\,
      Q(24) => \in4x_J1_reg_n_0_[26]\,
      Q(23) => \in4x_J1_reg_n_0_[25]\,
      Q(22) => \in4x_J1_reg_n_0_[24]\,
      Q(21) => \in4x_J1_reg_n_0_[23]\,
      Q(20) => \in4x_J1_reg_n_0_[22]\,
      Q(19) => \in4x_J1_reg_n_0_[21]\,
      Q(18) => \in4x_J1_reg_n_0_[20]\,
      Q(17) => \in4x_J1_reg_n_0_[19]\,
      Q(16) => \in4x_J1_reg_n_0_[18]\,
      Q(15) => \in4x_J1_reg_n_0_[17]\,
      Q(14) => \in4x_J1_reg_n_0_[16]\,
      Q(13) => \in4x_J1_reg_n_0_[15]\,
      Q(12) => \in4x_J1_reg_n_0_[14]\,
      Q(11) => \in4x_J1_reg_n_0_[13]\,
      Q(10) => \in4x_J1_reg_n_0_[12]\,
      Q(9) => \in4x_J1_reg_n_0_[11]\,
      Q(8) => \in4x_J1_reg_n_0_[10]\,
      Q(7) => \in4x_J1_reg_n_0_[9]\,
      Q(6) => \in4x_J1_reg_n_0_[8]\,
      Q(5) => \in4x_J1_reg_n_0_[7]\,
      Q(4) => \in4x_J1_reg_n_0_[6]\,
      Q(3) => \in4x_J1_reg_n_0_[5]\,
      Q(2) => \in4x_J1_reg_n_0_[4]\,
      Q(1) => \in4x_J1_reg_n_0_[3]\,
      Q(0) => \in4x_J1_reg_n_0_[2]\,
      \result_J1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(7),
      \result_J1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(5 downto 4),
      \result_J1_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_falling_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10
     port map (
      D(15 downto 0) => in_A2(15 downto 0),
      Q(69) => \in4x_A2_reg_n_0_[71]\,
      Q(68) => \in4x_A2_reg_n_0_[70]\,
      Q(67) => \in4x_A2_reg_n_0_[69]\,
      Q(66) => \in4x_A2_reg_n_0_[68]\,
      Q(65) => \in4x_A2_reg_n_0_[67]\,
      Q(64) => \in4x_A2_reg_n_0_[66]\,
      Q(63) => \in4x_A2_reg_n_0_[65]\,
      Q(62) => \in4x_A2_reg_n_0_[64]\,
      Q(61) => \in4x_A2_reg_n_0_[63]\,
      Q(60) => \in4x_A2_reg_n_0_[62]\,
      Q(59) => \in4x_A2_reg_n_0_[61]\,
      Q(58) => \in4x_A2_reg_n_0_[60]\,
      Q(57) => \in4x_A2_reg_n_0_[59]\,
      Q(56) => \in4x_A2_reg_n_0_[58]\,
      Q(55) => \in4x_A2_reg_n_0_[57]\,
      Q(54) => \in4x_A2_reg_n_0_[56]\,
      Q(53) => \in4x_A2_reg_n_0_[55]\,
      Q(52) => \in4x_A2_reg_n_0_[54]\,
      Q(51) => \in4x_A2_reg_n_0_[53]\,
      Q(50) => \in4x_A2_reg_n_0_[52]\,
      Q(49) => \in4x_A2_reg_n_0_[51]\,
      Q(48) => \in4x_A2_reg_n_0_[50]\,
      Q(47) => \in4x_A2_reg_n_0_[49]\,
      Q(46) => \in4x_A2_reg_n_0_[48]\,
      Q(45) => \in4x_A2_reg_n_0_[47]\,
      Q(44) => \in4x_A2_reg_n_0_[46]\,
      Q(43) => \in4x_A2_reg_n_0_[45]\,
      Q(42) => \in4x_A2_reg_n_0_[44]\,
      Q(41) => \in4x_A2_reg_n_0_[43]\,
      Q(40) => \in4x_A2_reg_n_0_[42]\,
      Q(39) => \in4x_A2_reg_n_0_[41]\,
      Q(38) => \in4x_A2_reg_n_0_[40]\,
      Q(37) => \in4x_A2_reg_n_0_[39]\,
      Q(36) => \in4x_A2_reg_n_0_[38]\,
      Q(35) => \in4x_A2_reg_n_0_[37]\,
      Q(34) => \in4x_A2_reg_n_0_[36]\,
      Q(33) => \in4x_A2_reg_n_0_[35]\,
      Q(32) => \in4x_A2_reg_n_0_[34]\,
      Q(31) => \in4x_A2_reg_n_0_[33]\,
      Q(30) => \in4x_A2_reg_n_0_[32]\,
      Q(29) => \in4x_A2_reg_n_0_[31]\,
      Q(28) => \in4x_A2_reg_n_0_[30]\,
      Q(27) => \in4x_A2_reg_n_0_[29]\,
      Q(26) => \in4x_A2_reg_n_0_[28]\,
      Q(25) => \in4x_A2_reg_n_0_[27]\,
      Q(24) => \in4x_A2_reg_n_0_[26]\,
      Q(23) => \in4x_A2_reg_n_0_[25]\,
      Q(22) => \in4x_A2_reg_n_0_[24]\,
      Q(21) => \in4x_A2_reg_n_0_[23]\,
      Q(20) => \in4x_A2_reg_n_0_[22]\,
      Q(19) => \in4x_A2_reg_n_0_[21]\,
      Q(18) => \in4x_A2_reg_n_0_[20]\,
      Q(17) => \in4x_A2_reg_n_0_[19]\,
      Q(16) => \in4x_A2_reg_n_0_[18]\,
      Q(15) => \in4x_A2_reg_n_0_[17]\,
      Q(14) => \in4x_A2_reg_n_0_[16]\,
      Q(13) => \in4x_A2_reg_n_0_[15]\,
      Q(12) => \in4x_A2_reg_n_0_[14]\,
      Q(11) => \in4x_A2_reg_n_0_[13]\,
      Q(10) => \in4x_A2_reg_n_0_[12]\,
      Q(9) => \in4x_A2_reg_n_0_[11]\,
      Q(8) => \in4x_A2_reg_n_0_[10]\,
      Q(7) => \in4x_A2_reg_n_0_[9]\,
      Q(6) => \in4x_A2_reg_n_0_[8]\,
      Q(5) => \in4x_A2_reg_n_0_[7]\,
      Q(4) => \in4x_A2_reg_n_0_[6]\,
      Q(3) => \in4x_A2_reg_n_0_[5]\,
      Q(2) => \in4x_A2_reg_n_0_[4]\,
      Q(1) => \in4x_A2_reg_n_0_[3]\,
      Q(0) => \in4x_A2_reg_n_0_[2]\,
      \result_A2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_A2_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_A2_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_A2_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_falling_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11
     port map (
      D(15 downto 0) => in_J2(15 downto 0),
      Q(69) => \in4x_J2_reg_n_0_[71]\,
      Q(68) => \in4x_J2_reg_n_0_[70]\,
      Q(67) => \in4x_J2_reg_n_0_[69]\,
      Q(66) => \in4x_J2_reg_n_0_[68]\,
      Q(65) => \in4x_J2_reg_n_0_[67]\,
      Q(64) => \in4x_J2_reg_n_0_[66]\,
      Q(63) => \in4x_J2_reg_n_0_[65]\,
      Q(62) => \in4x_J2_reg_n_0_[64]\,
      Q(61) => \in4x_J2_reg_n_0_[63]\,
      Q(60) => \in4x_J2_reg_n_0_[62]\,
      Q(59) => \in4x_J2_reg_n_0_[61]\,
      Q(58) => \in4x_J2_reg_n_0_[60]\,
      Q(57) => \in4x_J2_reg_n_0_[59]\,
      Q(56) => \in4x_J2_reg_n_0_[58]\,
      Q(55) => \in4x_J2_reg_n_0_[57]\,
      Q(54) => \in4x_J2_reg_n_0_[56]\,
      Q(53) => \in4x_J2_reg_n_0_[55]\,
      Q(52) => \in4x_J2_reg_n_0_[54]\,
      Q(51) => \in4x_J2_reg_n_0_[53]\,
      Q(50) => \in4x_J2_reg_n_0_[52]\,
      Q(49) => \in4x_J2_reg_n_0_[51]\,
      Q(48) => \in4x_J2_reg_n_0_[50]\,
      Q(47) => \in4x_J2_reg_n_0_[49]\,
      Q(46) => \in4x_J2_reg_n_0_[48]\,
      Q(45) => \in4x_J2_reg_n_0_[47]\,
      Q(44) => \in4x_J2_reg_n_0_[46]\,
      Q(43) => \in4x_J2_reg_n_0_[45]\,
      Q(42) => \in4x_J2_reg_n_0_[44]\,
      Q(41) => \in4x_J2_reg_n_0_[43]\,
      Q(40) => \in4x_J2_reg_n_0_[42]\,
      Q(39) => \in4x_J2_reg_n_0_[41]\,
      Q(38) => \in4x_J2_reg_n_0_[40]\,
      Q(37) => \in4x_J2_reg_n_0_[39]\,
      Q(36) => \in4x_J2_reg_n_0_[38]\,
      Q(35) => \in4x_J2_reg_n_0_[37]\,
      Q(34) => \in4x_J2_reg_n_0_[36]\,
      Q(33) => \in4x_J2_reg_n_0_[35]\,
      Q(32) => \in4x_J2_reg_n_0_[34]\,
      Q(31) => \in4x_J2_reg_n_0_[33]\,
      Q(30) => \in4x_J2_reg_n_0_[32]\,
      Q(29) => \in4x_J2_reg_n_0_[31]\,
      Q(28) => \in4x_J2_reg_n_0_[30]\,
      Q(27) => \in4x_J2_reg_n_0_[29]\,
      Q(26) => \in4x_J2_reg_n_0_[28]\,
      Q(25) => \in4x_J2_reg_n_0_[27]\,
      Q(24) => \in4x_J2_reg_n_0_[26]\,
      Q(23) => \in4x_J2_reg_n_0_[25]\,
      Q(22) => \in4x_J2_reg_n_0_[24]\,
      Q(21) => \in4x_J2_reg_n_0_[23]\,
      Q(20) => \in4x_J2_reg_n_0_[22]\,
      Q(19) => \in4x_J2_reg_n_0_[21]\,
      Q(18) => \in4x_J2_reg_n_0_[20]\,
      Q(17) => \in4x_J2_reg_n_0_[19]\,
      Q(16) => \in4x_J2_reg_n_0_[18]\,
      Q(15) => \in4x_J2_reg_n_0_[17]\,
      Q(14) => \in4x_J2_reg_n_0_[16]\,
      Q(13) => \in4x_J2_reg_n_0_[15]\,
      Q(12) => \in4x_J2_reg_n_0_[14]\,
      Q(11) => \in4x_J2_reg_n_0_[13]\,
      Q(10) => \in4x_J2_reg_n_0_[12]\,
      Q(9) => \in4x_J2_reg_n_0_[11]\,
      Q(8) => \in4x_J2_reg_n_0_[10]\,
      Q(7) => \in4x_J2_reg_n_0_[9]\,
      Q(6) => \in4x_J2_reg_n_0_[8]\,
      Q(5) => \in4x_J2_reg_n_0_[7]\,
      Q(4) => \in4x_J2_reg_n_0_[6]\,
      Q(3) => \in4x_J2_reg_n_0_[5]\,
      Q(2) => \in4x_J2_reg_n_0_[4]\,
      Q(1) => \in4x_J2_reg_n_0_[3]\,
      Q(0) => \in4x_J2_reg_n_0_[2]\,
      \result_J2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_J2_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_J2_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_J2_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_falling_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12
     port map (
      D(15 downto 0) => in_K1(15 downto 0),
      Q(69) => \in4x_K1_reg_n_0_[71]\,
      Q(68) => \in4x_K1_reg_n_0_[70]\,
      Q(67) => \in4x_K1_reg_n_0_[69]\,
      Q(66) => \in4x_K1_reg_n_0_[68]\,
      Q(65) => \in4x_K1_reg_n_0_[67]\,
      Q(64) => \in4x_K1_reg_n_0_[66]\,
      Q(63) => \in4x_K1_reg_n_0_[65]\,
      Q(62) => \in4x_K1_reg_n_0_[64]\,
      Q(61) => \in4x_K1_reg_n_0_[63]\,
      Q(60) => \in4x_K1_reg_n_0_[62]\,
      Q(59) => \in4x_K1_reg_n_0_[61]\,
      Q(58) => \in4x_K1_reg_n_0_[60]\,
      Q(57) => \in4x_K1_reg_n_0_[59]\,
      Q(56) => \in4x_K1_reg_n_0_[58]\,
      Q(55) => \in4x_K1_reg_n_0_[57]\,
      Q(54) => \in4x_K1_reg_n_0_[56]\,
      Q(53) => \in4x_K1_reg_n_0_[55]\,
      Q(52) => \in4x_K1_reg_n_0_[54]\,
      Q(51) => \in4x_K1_reg_n_0_[53]\,
      Q(50) => \in4x_K1_reg_n_0_[52]\,
      Q(49) => \in4x_K1_reg_n_0_[51]\,
      Q(48) => \in4x_K1_reg_n_0_[50]\,
      Q(47) => \in4x_K1_reg_n_0_[49]\,
      Q(46) => \in4x_K1_reg_n_0_[48]\,
      Q(45) => \in4x_K1_reg_n_0_[47]\,
      Q(44) => \in4x_K1_reg_n_0_[46]\,
      Q(43) => \in4x_K1_reg_n_0_[45]\,
      Q(42) => \in4x_K1_reg_n_0_[44]\,
      Q(41) => \in4x_K1_reg_n_0_[43]\,
      Q(40) => \in4x_K1_reg_n_0_[42]\,
      Q(39) => \in4x_K1_reg_n_0_[41]\,
      Q(38) => \in4x_K1_reg_n_0_[40]\,
      Q(37) => \in4x_K1_reg_n_0_[39]\,
      Q(36) => \in4x_K1_reg_n_0_[38]\,
      Q(35) => \in4x_K1_reg_n_0_[37]\,
      Q(34) => \in4x_K1_reg_n_0_[36]\,
      Q(33) => \in4x_K1_reg_n_0_[35]\,
      Q(32) => \in4x_K1_reg_n_0_[34]\,
      Q(31) => \in4x_K1_reg_n_0_[33]\,
      Q(30) => \in4x_K1_reg_n_0_[32]\,
      Q(29) => \in4x_K1_reg_n_0_[31]\,
      Q(28) => \in4x_K1_reg_n_0_[30]\,
      Q(27) => \in4x_K1_reg_n_0_[29]\,
      Q(26) => \in4x_K1_reg_n_0_[28]\,
      Q(25) => \in4x_K1_reg_n_0_[27]\,
      Q(24) => \in4x_K1_reg_n_0_[26]\,
      Q(23) => \in4x_K1_reg_n_0_[25]\,
      Q(22) => \in4x_K1_reg_n_0_[24]\,
      Q(21) => \in4x_K1_reg_n_0_[23]\,
      Q(20) => \in4x_K1_reg_n_0_[22]\,
      Q(19) => \in4x_K1_reg_n_0_[21]\,
      Q(18) => \in4x_K1_reg_n_0_[20]\,
      Q(17) => \in4x_K1_reg_n_0_[19]\,
      Q(16) => \in4x_K1_reg_n_0_[18]\,
      Q(15) => \in4x_K1_reg_n_0_[17]\,
      Q(14) => \in4x_K1_reg_n_0_[16]\,
      Q(13) => \in4x_K1_reg_n_0_[15]\,
      Q(12) => \in4x_K1_reg_n_0_[14]\,
      Q(11) => \in4x_K1_reg_n_0_[13]\,
      Q(10) => \in4x_K1_reg_n_0_[12]\,
      Q(9) => \in4x_K1_reg_n_0_[11]\,
      Q(8) => \in4x_K1_reg_n_0_[10]\,
      Q(7) => \in4x_K1_reg_n_0_[9]\,
      Q(6) => \in4x_K1_reg_n_0_[8]\,
      Q(5) => \in4x_K1_reg_n_0_[7]\,
      Q(4) => \in4x_K1_reg_n_0_[6]\,
      Q(3) => \in4x_K1_reg_n_0_[5]\,
      Q(2) => \in4x_K1_reg_n_0_[4]\,
      Q(1) => \in4x_K1_reg_n_0_[3]\,
      Q(0) => \in4x_K1_reg_n_0_[2]\,
      \result_K1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13
     port map (
      D(15 downto 0) => in_K2(15 downto 0),
      Q(69) => \in4x_K2_reg_n_0_[71]\,
      Q(68) => \in4x_K2_reg_n_0_[70]\,
      Q(67) => \in4x_K2_reg_n_0_[69]\,
      Q(66) => \in4x_K2_reg_n_0_[68]\,
      Q(65) => \in4x_K2_reg_n_0_[67]\,
      Q(64) => \in4x_K2_reg_n_0_[66]\,
      Q(63) => \in4x_K2_reg_n_0_[65]\,
      Q(62) => \in4x_K2_reg_n_0_[64]\,
      Q(61) => \in4x_K2_reg_n_0_[63]\,
      Q(60) => \in4x_K2_reg_n_0_[62]\,
      Q(59) => \in4x_K2_reg_n_0_[61]\,
      Q(58) => \in4x_K2_reg_n_0_[60]\,
      Q(57) => \in4x_K2_reg_n_0_[59]\,
      Q(56) => \in4x_K2_reg_n_0_[58]\,
      Q(55) => \in4x_K2_reg_n_0_[57]\,
      Q(54) => \in4x_K2_reg_n_0_[56]\,
      Q(53) => \in4x_K2_reg_n_0_[55]\,
      Q(52) => \in4x_K2_reg_n_0_[54]\,
      Q(51) => \in4x_K2_reg_n_0_[53]\,
      Q(50) => \in4x_K2_reg_n_0_[52]\,
      Q(49) => \in4x_K2_reg_n_0_[51]\,
      Q(48) => \in4x_K2_reg_n_0_[50]\,
      Q(47) => \in4x_K2_reg_n_0_[49]\,
      Q(46) => \in4x_K2_reg_n_0_[48]\,
      Q(45) => \in4x_K2_reg_n_0_[47]\,
      Q(44) => \in4x_K2_reg_n_0_[46]\,
      Q(43) => \in4x_K2_reg_n_0_[45]\,
      Q(42) => \in4x_K2_reg_n_0_[44]\,
      Q(41) => \in4x_K2_reg_n_0_[43]\,
      Q(40) => \in4x_K2_reg_n_0_[42]\,
      Q(39) => \in4x_K2_reg_n_0_[41]\,
      Q(38) => \in4x_K2_reg_n_0_[40]\,
      Q(37) => \in4x_K2_reg_n_0_[39]\,
      Q(36) => \in4x_K2_reg_n_0_[38]\,
      Q(35) => \in4x_K2_reg_n_0_[37]\,
      Q(34) => \in4x_K2_reg_n_0_[36]\,
      Q(33) => \in4x_K2_reg_n_0_[35]\,
      Q(32) => \in4x_K2_reg_n_0_[34]\,
      Q(31) => \in4x_K2_reg_n_0_[33]\,
      Q(30) => \in4x_K2_reg_n_0_[32]\,
      Q(29) => \in4x_K2_reg_n_0_[31]\,
      Q(28) => \in4x_K2_reg_n_0_[30]\,
      Q(27) => \in4x_K2_reg_n_0_[29]\,
      Q(26) => \in4x_K2_reg_n_0_[28]\,
      Q(25) => \in4x_K2_reg_n_0_[27]\,
      Q(24) => \in4x_K2_reg_n_0_[26]\,
      Q(23) => \in4x_K2_reg_n_0_[25]\,
      Q(22) => \in4x_K2_reg_n_0_[24]\,
      Q(21) => \in4x_K2_reg_n_0_[23]\,
      Q(20) => \in4x_K2_reg_n_0_[22]\,
      Q(19) => \in4x_K2_reg_n_0_[21]\,
      Q(18) => \in4x_K2_reg_n_0_[20]\,
      Q(17) => \in4x_K2_reg_n_0_[19]\,
      Q(16) => \in4x_K2_reg_n_0_[18]\,
      Q(15) => \in4x_K2_reg_n_0_[17]\,
      Q(14) => \in4x_K2_reg_n_0_[16]\,
      Q(13) => \in4x_K2_reg_n_0_[15]\,
      Q(12) => \in4x_K2_reg_n_0_[14]\,
      Q(11) => \in4x_K2_reg_n_0_[13]\,
      Q(10) => \in4x_K2_reg_n_0_[12]\,
      Q(9) => \in4x_K2_reg_n_0_[11]\,
      Q(8) => \in4x_K2_reg_n_0_[10]\,
      Q(7) => \in4x_K2_reg_n_0_[9]\,
      Q(6) => \in4x_K2_reg_n_0_[8]\,
      Q(5) => \in4x_K2_reg_n_0_[7]\,
      Q(4) => \in4x_K2_reg_n_0_[6]\,
      Q(3) => \in4x_K2_reg_n_0_[5]\,
      Q(2) => \in4x_K2_reg_n_0_[4]\,
      Q(1) => \in4x_K2_reg_n_0_[3]\,
      Q(0) => \in4x_K2_reg_n_0_[2]\,
      \result_K2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_K2_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_K2_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_K2_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_K2_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_falling_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14
     port map (
      D(15 downto 0) => in_L1(15 downto 0),
      Q(69) => \in4x_L1_reg_n_0_[71]\,
      Q(68) => \in4x_L1_reg_n_0_[70]\,
      Q(67) => \in4x_L1_reg_n_0_[69]\,
      Q(66) => \in4x_L1_reg_n_0_[68]\,
      Q(65) => \in4x_L1_reg_n_0_[67]\,
      Q(64) => \in4x_L1_reg_n_0_[66]\,
      Q(63) => \in4x_L1_reg_n_0_[65]\,
      Q(62) => \in4x_L1_reg_n_0_[64]\,
      Q(61) => \in4x_L1_reg_n_0_[63]\,
      Q(60) => \in4x_L1_reg_n_0_[62]\,
      Q(59) => \in4x_L1_reg_n_0_[61]\,
      Q(58) => \in4x_L1_reg_n_0_[60]\,
      Q(57) => \in4x_L1_reg_n_0_[59]\,
      Q(56) => \in4x_L1_reg_n_0_[58]\,
      Q(55) => \in4x_L1_reg_n_0_[57]\,
      Q(54) => \in4x_L1_reg_n_0_[56]\,
      Q(53) => \in4x_L1_reg_n_0_[55]\,
      Q(52) => \in4x_L1_reg_n_0_[54]\,
      Q(51) => \in4x_L1_reg_n_0_[53]\,
      Q(50) => \in4x_L1_reg_n_0_[52]\,
      Q(49) => \in4x_L1_reg_n_0_[51]\,
      Q(48) => \in4x_L1_reg_n_0_[50]\,
      Q(47) => \in4x_L1_reg_n_0_[49]\,
      Q(46) => \in4x_L1_reg_n_0_[48]\,
      Q(45) => \in4x_L1_reg_n_0_[47]\,
      Q(44) => \in4x_L1_reg_n_0_[46]\,
      Q(43) => \in4x_L1_reg_n_0_[45]\,
      Q(42) => \in4x_L1_reg_n_0_[44]\,
      Q(41) => \in4x_L1_reg_n_0_[43]\,
      Q(40) => \in4x_L1_reg_n_0_[42]\,
      Q(39) => \in4x_L1_reg_n_0_[41]\,
      Q(38) => \in4x_L1_reg_n_0_[40]\,
      Q(37) => \in4x_L1_reg_n_0_[39]\,
      Q(36) => \in4x_L1_reg_n_0_[38]\,
      Q(35) => \in4x_L1_reg_n_0_[37]\,
      Q(34) => \in4x_L1_reg_n_0_[36]\,
      Q(33) => \in4x_L1_reg_n_0_[35]\,
      Q(32) => \in4x_L1_reg_n_0_[34]\,
      Q(31) => \in4x_L1_reg_n_0_[33]\,
      Q(30) => \in4x_L1_reg_n_0_[32]\,
      Q(29) => \in4x_L1_reg_n_0_[31]\,
      Q(28) => \in4x_L1_reg_n_0_[30]\,
      Q(27) => \in4x_L1_reg_n_0_[29]\,
      Q(26) => \in4x_L1_reg_n_0_[28]\,
      Q(25) => \in4x_L1_reg_n_0_[27]\,
      Q(24) => \in4x_L1_reg_n_0_[26]\,
      Q(23) => \in4x_L1_reg_n_0_[25]\,
      Q(22) => \in4x_L1_reg_n_0_[24]\,
      Q(21) => \in4x_L1_reg_n_0_[23]\,
      Q(20) => \in4x_L1_reg_n_0_[22]\,
      Q(19) => \in4x_L1_reg_n_0_[21]\,
      Q(18) => \in4x_L1_reg_n_0_[20]\,
      Q(17) => \in4x_L1_reg_n_0_[19]\,
      Q(16) => \in4x_L1_reg_n_0_[18]\,
      Q(15) => \in4x_L1_reg_n_0_[17]\,
      Q(14) => \in4x_L1_reg_n_0_[16]\,
      Q(13) => \in4x_L1_reg_n_0_[15]\,
      Q(12) => \in4x_L1_reg_n_0_[14]\,
      Q(11) => \in4x_L1_reg_n_0_[13]\,
      Q(10) => \in4x_L1_reg_n_0_[12]\,
      Q(9) => \in4x_L1_reg_n_0_[11]\,
      Q(8) => \in4x_L1_reg_n_0_[10]\,
      Q(7) => \in4x_L1_reg_n_0_[9]\,
      Q(6) => \in4x_L1_reg_n_0_[8]\,
      Q(5) => \in4x_L1_reg_n_0_[7]\,
      Q(4) => \in4x_L1_reg_n_0_[6]\,
      Q(3) => \in4x_L1_reg_n_0_[5]\,
      Q(2) => \in4x_L1_reg_n_0_[4]\,
      Q(1) => \in4x_L1_reg_n_0_[3]\,
      Q(0) => \in4x_L1_reg_n_0_[2]\,
      \result_L1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(15),
      \result_L1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(13 downto 12),
      \result_L1_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_falling_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15
     port map (
      D(15 downto 0) => in_L2(15 downto 0),
      Q(69) => \in4x_L2_reg_n_0_[71]\,
      Q(68) => \in4x_L2_reg_n_0_[70]\,
      Q(67) => \in4x_L2_reg_n_0_[69]\,
      Q(66) => \in4x_L2_reg_n_0_[68]\,
      Q(65) => \in4x_L2_reg_n_0_[67]\,
      Q(64) => \in4x_L2_reg_n_0_[66]\,
      Q(63) => \in4x_L2_reg_n_0_[65]\,
      Q(62) => \in4x_L2_reg_n_0_[64]\,
      Q(61) => \in4x_L2_reg_n_0_[63]\,
      Q(60) => \in4x_L2_reg_n_0_[62]\,
      Q(59) => \in4x_L2_reg_n_0_[61]\,
      Q(58) => \in4x_L2_reg_n_0_[60]\,
      Q(57) => \in4x_L2_reg_n_0_[59]\,
      Q(56) => \in4x_L2_reg_n_0_[58]\,
      Q(55) => \in4x_L2_reg_n_0_[57]\,
      Q(54) => \in4x_L2_reg_n_0_[56]\,
      Q(53) => \in4x_L2_reg_n_0_[55]\,
      Q(52) => \in4x_L2_reg_n_0_[54]\,
      Q(51) => \in4x_L2_reg_n_0_[53]\,
      Q(50) => \in4x_L2_reg_n_0_[52]\,
      Q(49) => \in4x_L2_reg_n_0_[51]\,
      Q(48) => \in4x_L2_reg_n_0_[50]\,
      Q(47) => \in4x_L2_reg_n_0_[49]\,
      Q(46) => \in4x_L2_reg_n_0_[48]\,
      Q(45) => \in4x_L2_reg_n_0_[47]\,
      Q(44) => \in4x_L2_reg_n_0_[46]\,
      Q(43) => \in4x_L2_reg_n_0_[45]\,
      Q(42) => \in4x_L2_reg_n_0_[44]\,
      Q(41) => \in4x_L2_reg_n_0_[43]\,
      Q(40) => \in4x_L2_reg_n_0_[42]\,
      Q(39) => \in4x_L2_reg_n_0_[41]\,
      Q(38) => \in4x_L2_reg_n_0_[40]\,
      Q(37) => \in4x_L2_reg_n_0_[39]\,
      Q(36) => \in4x_L2_reg_n_0_[38]\,
      Q(35) => \in4x_L2_reg_n_0_[37]\,
      Q(34) => \in4x_L2_reg_n_0_[36]\,
      Q(33) => \in4x_L2_reg_n_0_[35]\,
      Q(32) => \in4x_L2_reg_n_0_[34]\,
      Q(31) => \in4x_L2_reg_n_0_[33]\,
      Q(30) => \in4x_L2_reg_n_0_[32]\,
      Q(29) => \in4x_L2_reg_n_0_[31]\,
      Q(28) => \in4x_L2_reg_n_0_[30]\,
      Q(27) => \in4x_L2_reg_n_0_[29]\,
      Q(26) => \in4x_L2_reg_n_0_[28]\,
      Q(25) => \in4x_L2_reg_n_0_[27]\,
      Q(24) => \in4x_L2_reg_n_0_[26]\,
      Q(23) => \in4x_L2_reg_n_0_[25]\,
      Q(22) => \in4x_L2_reg_n_0_[24]\,
      Q(21) => \in4x_L2_reg_n_0_[23]\,
      Q(20) => \in4x_L2_reg_n_0_[22]\,
      Q(19) => \in4x_L2_reg_n_0_[21]\,
      Q(18) => \in4x_L2_reg_n_0_[20]\,
      Q(17) => \in4x_L2_reg_n_0_[19]\,
      Q(16) => \in4x_L2_reg_n_0_[18]\,
      Q(15) => \in4x_L2_reg_n_0_[17]\,
      Q(14) => \in4x_L2_reg_n_0_[16]\,
      Q(13) => \in4x_L2_reg_n_0_[15]\,
      Q(12) => \in4x_L2_reg_n_0_[14]\,
      Q(11) => \in4x_L2_reg_n_0_[13]\,
      Q(10) => \in4x_L2_reg_n_0_[12]\,
      Q(9) => \in4x_L2_reg_n_0_[11]\,
      Q(8) => \in4x_L2_reg_n_0_[10]\,
      Q(7) => \in4x_L2_reg_n_0_[9]\,
      Q(6) => \in4x_L2_reg_n_0_[8]\,
      Q(5) => \in4x_L2_reg_n_0_[7]\,
      Q(4) => \in4x_L2_reg_n_0_[6]\,
      Q(3) => \in4x_L2_reg_n_0_[5]\,
      Q(2) => \in4x_L2_reg_n_0_[4]\,
      Q(1) => \in4x_L2_reg_n_0_[3]\,
      Q(0) => \in4x_L2_reg_n_0_[2]\,
      \result_L2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_L2_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_L2_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_L2_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_falling_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16
     port map (
      D(15 downto 0) => in_M1(15 downto 0),
      Q(69) => \in4x_M1_reg_n_0_[71]\,
      Q(68) => \in4x_M1_reg_n_0_[70]\,
      Q(67) => \in4x_M1_reg_n_0_[69]\,
      Q(66) => \in4x_M1_reg_n_0_[68]\,
      Q(65) => \in4x_M1_reg_n_0_[67]\,
      Q(64) => \in4x_M1_reg_n_0_[66]\,
      Q(63) => \in4x_M1_reg_n_0_[65]\,
      Q(62) => \in4x_M1_reg_n_0_[64]\,
      Q(61) => \in4x_M1_reg_n_0_[63]\,
      Q(60) => \in4x_M1_reg_n_0_[62]\,
      Q(59) => \in4x_M1_reg_n_0_[61]\,
      Q(58) => \in4x_M1_reg_n_0_[60]\,
      Q(57) => \in4x_M1_reg_n_0_[59]\,
      Q(56) => \in4x_M1_reg_n_0_[58]\,
      Q(55) => \in4x_M1_reg_n_0_[57]\,
      Q(54) => \in4x_M1_reg_n_0_[56]\,
      Q(53) => \in4x_M1_reg_n_0_[55]\,
      Q(52) => \in4x_M1_reg_n_0_[54]\,
      Q(51) => \in4x_M1_reg_n_0_[53]\,
      Q(50) => \in4x_M1_reg_n_0_[52]\,
      Q(49) => \in4x_M1_reg_n_0_[51]\,
      Q(48) => \in4x_M1_reg_n_0_[50]\,
      Q(47) => \in4x_M1_reg_n_0_[49]\,
      Q(46) => \in4x_M1_reg_n_0_[48]\,
      Q(45) => \in4x_M1_reg_n_0_[47]\,
      Q(44) => \in4x_M1_reg_n_0_[46]\,
      Q(43) => \in4x_M1_reg_n_0_[45]\,
      Q(42) => \in4x_M1_reg_n_0_[44]\,
      Q(41) => \in4x_M1_reg_n_0_[43]\,
      Q(40) => \in4x_M1_reg_n_0_[42]\,
      Q(39) => \in4x_M1_reg_n_0_[41]\,
      Q(38) => \in4x_M1_reg_n_0_[40]\,
      Q(37) => \in4x_M1_reg_n_0_[39]\,
      Q(36) => \in4x_M1_reg_n_0_[38]\,
      Q(35) => \in4x_M1_reg_n_0_[37]\,
      Q(34) => \in4x_M1_reg_n_0_[36]\,
      Q(33) => \in4x_M1_reg_n_0_[35]\,
      Q(32) => \in4x_M1_reg_n_0_[34]\,
      Q(31) => \in4x_M1_reg_n_0_[33]\,
      Q(30) => \in4x_M1_reg_n_0_[32]\,
      Q(29) => \in4x_M1_reg_n_0_[31]\,
      Q(28) => \in4x_M1_reg_n_0_[30]\,
      Q(27) => \in4x_M1_reg_n_0_[29]\,
      Q(26) => \in4x_M1_reg_n_0_[28]\,
      Q(25) => \in4x_M1_reg_n_0_[27]\,
      Q(24) => \in4x_M1_reg_n_0_[26]\,
      Q(23) => \in4x_M1_reg_n_0_[25]\,
      Q(22) => \in4x_M1_reg_n_0_[24]\,
      Q(21) => \in4x_M1_reg_n_0_[23]\,
      Q(20) => \in4x_M1_reg_n_0_[22]\,
      Q(19) => \in4x_M1_reg_n_0_[21]\,
      Q(18) => \in4x_M1_reg_n_0_[20]\,
      Q(17) => \in4x_M1_reg_n_0_[19]\,
      Q(16) => \in4x_M1_reg_n_0_[18]\,
      Q(15) => \in4x_M1_reg_n_0_[17]\,
      Q(14) => \in4x_M1_reg_n_0_[16]\,
      Q(13) => \in4x_M1_reg_n_0_[15]\,
      Q(12) => \in4x_M1_reg_n_0_[14]\,
      Q(11) => \in4x_M1_reg_n_0_[13]\,
      Q(10) => \in4x_M1_reg_n_0_[12]\,
      Q(9) => \in4x_M1_reg_n_0_[11]\,
      Q(8) => \in4x_M1_reg_n_0_[10]\,
      Q(7) => \in4x_M1_reg_n_0_[9]\,
      Q(6) => \in4x_M1_reg_n_0_[8]\,
      Q(5) => \in4x_M1_reg_n_0_[7]\,
      Q(4) => \in4x_M1_reg_n_0_[6]\,
      Q(3) => \in4x_M1_reg_n_0_[5]\,
      Q(2) => \in4x_M1_reg_n_0_[4]\,
      Q(1) => \in4x_M1_reg_n_0_[3]\,
      Q(0) => \in4x_M1_reg_n_0_[2]\,
      \result_M1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_falling_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17
     port map (
      D(15 downto 0) => in_M2(15 downto 0),
      Q(69) => \in4x_M2_reg_n_0_[71]\,
      Q(68) => \in4x_M2_reg_n_0_[70]\,
      Q(67) => \in4x_M2_reg_n_0_[69]\,
      Q(66) => \in4x_M2_reg_n_0_[68]\,
      Q(65) => \in4x_M2_reg_n_0_[67]\,
      Q(64) => \in4x_M2_reg_n_0_[66]\,
      Q(63) => \in4x_M2_reg_n_0_[65]\,
      Q(62) => \in4x_M2_reg_n_0_[64]\,
      Q(61) => \in4x_M2_reg_n_0_[63]\,
      Q(60) => \in4x_M2_reg_n_0_[62]\,
      Q(59) => \in4x_M2_reg_n_0_[61]\,
      Q(58) => \in4x_M2_reg_n_0_[60]\,
      Q(57) => \in4x_M2_reg_n_0_[59]\,
      Q(56) => \in4x_M2_reg_n_0_[58]\,
      Q(55) => \in4x_M2_reg_n_0_[57]\,
      Q(54) => \in4x_M2_reg_n_0_[56]\,
      Q(53) => \in4x_M2_reg_n_0_[55]\,
      Q(52) => \in4x_M2_reg_n_0_[54]\,
      Q(51) => \in4x_M2_reg_n_0_[53]\,
      Q(50) => \in4x_M2_reg_n_0_[52]\,
      Q(49) => \in4x_M2_reg_n_0_[51]\,
      Q(48) => \in4x_M2_reg_n_0_[50]\,
      Q(47) => \in4x_M2_reg_n_0_[49]\,
      Q(46) => \in4x_M2_reg_n_0_[48]\,
      Q(45) => \in4x_M2_reg_n_0_[47]\,
      Q(44) => \in4x_M2_reg_n_0_[46]\,
      Q(43) => \in4x_M2_reg_n_0_[45]\,
      Q(42) => \in4x_M2_reg_n_0_[44]\,
      Q(41) => \in4x_M2_reg_n_0_[43]\,
      Q(40) => \in4x_M2_reg_n_0_[42]\,
      Q(39) => \in4x_M2_reg_n_0_[41]\,
      Q(38) => \in4x_M2_reg_n_0_[40]\,
      Q(37) => \in4x_M2_reg_n_0_[39]\,
      Q(36) => \in4x_M2_reg_n_0_[38]\,
      Q(35) => \in4x_M2_reg_n_0_[37]\,
      Q(34) => \in4x_M2_reg_n_0_[36]\,
      Q(33) => \in4x_M2_reg_n_0_[35]\,
      Q(32) => \in4x_M2_reg_n_0_[34]\,
      Q(31) => \in4x_M2_reg_n_0_[33]\,
      Q(30) => \in4x_M2_reg_n_0_[32]\,
      Q(29) => \in4x_M2_reg_n_0_[31]\,
      Q(28) => \in4x_M2_reg_n_0_[30]\,
      Q(27) => \in4x_M2_reg_n_0_[29]\,
      Q(26) => \in4x_M2_reg_n_0_[28]\,
      Q(25) => \in4x_M2_reg_n_0_[27]\,
      Q(24) => \in4x_M2_reg_n_0_[26]\,
      Q(23) => \in4x_M2_reg_n_0_[25]\,
      Q(22) => \in4x_M2_reg_n_0_[24]\,
      Q(21) => \in4x_M2_reg_n_0_[23]\,
      Q(20) => \in4x_M2_reg_n_0_[22]\,
      Q(19) => \in4x_M2_reg_n_0_[21]\,
      Q(18) => \in4x_M2_reg_n_0_[20]\,
      Q(17) => \in4x_M2_reg_n_0_[19]\,
      Q(16) => \in4x_M2_reg_n_0_[18]\,
      Q(15) => \in4x_M2_reg_n_0_[17]\,
      Q(14) => \in4x_M2_reg_n_0_[16]\,
      Q(13) => \in4x_M2_reg_n_0_[15]\,
      Q(12) => \in4x_M2_reg_n_0_[14]\,
      Q(11) => \in4x_M2_reg_n_0_[13]\,
      Q(10) => \in4x_M2_reg_n_0_[12]\,
      Q(9) => \in4x_M2_reg_n_0_[11]\,
      Q(8) => \in4x_M2_reg_n_0_[10]\,
      Q(7) => \in4x_M2_reg_n_0_[9]\,
      Q(6) => \in4x_M2_reg_n_0_[8]\,
      Q(5) => \in4x_M2_reg_n_0_[7]\,
      Q(4) => \in4x_M2_reg_n_0_[6]\,
      Q(3) => \in4x_M2_reg_n_0_[5]\,
      Q(2) => \in4x_M2_reg_n_0_[4]\,
      Q(1) => \in4x_M2_reg_n_0_[3]\,
      Q(0) => \in4x_M2_reg_n_0_[2]\,
      \result_M2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_M2_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_M2_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_M2_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_M2_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_falling_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18
     port map (
      D(15 downto 0) => in_N1(15 downto 0),
      Q(69) => \in4x_N1_reg_n_0_[71]\,
      Q(68) => \in4x_N1_reg_n_0_[70]\,
      Q(67) => \in4x_N1_reg_n_0_[69]\,
      Q(66) => \in4x_N1_reg_n_0_[68]\,
      Q(65) => \in4x_N1_reg_n_0_[67]\,
      Q(64) => \in4x_N1_reg_n_0_[66]\,
      Q(63) => \in4x_N1_reg_n_0_[65]\,
      Q(62) => \in4x_N1_reg_n_0_[64]\,
      Q(61) => \in4x_N1_reg_n_0_[63]\,
      Q(60) => \in4x_N1_reg_n_0_[62]\,
      Q(59) => \in4x_N1_reg_n_0_[61]\,
      Q(58) => \in4x_N1_reg_n_0_[60]\,
      Q(57) => \in4x_N1_reg_n_0_[59]\,
      Q(56) => \in4x_N1_reg_n_0_[58]\,
      Q(55) => \in4x_N1_reg_n_0_[57]\,
      Q(54) => \in4x_N1_reg_n_0_[56]\,
      Q(53) => \in4x_N1_reg_n_0_[55]\,
      Q(52) => \in4x_N1_reg_n_0_[54]\,
      Q(51) => \in4x_N1_reg_n_0_[53]\,
      Q(50) => \in4x_N1_reg_n_0_[52]\,
      Q(49) => \in4x_N1_reg_n_0_[51]\,
      Q(48) => \in4x_N1_reg_n_0_[50]\,
      Q(47) => \in4x_N1_reg_n_0_[49]\,
      Q(46) => \in4x_N1_reg_n_0_[48]\,
      Q(45) => \in4x_N1_reg_n_0_[47]\,
      Q(44) => \in4x_N1_reg_n_0_[46]\,
      Q(43) => \in4x_N1_reg_n_0_[45]\,
      Q(42) => \in4x_N1_reg_n_0_[44]\,
      Q(41) => \in4x_N1_reg_n_0_[43]\,
      Q(40) => \in4x_N1_reg_n_0_[42]\,
      Q(39) => \in4x_N1_reg_n_0_[41]\,
      Q(38) => \in4x_N1_reg_n_0_[40]\,
      Q(37) => \in4x_N1_reg_n_0_[39]\,
      Q(36) => \in4x_N1_reg_n_0_[38]\,
      Q(35) => \in4x_N1_reg_n_0_[37]\,
      Q(34) => \in4x_N1_reg_n_0_[36]\,
      Q(33) => \in4x_N1_reg_n_0_[35]\,
      Q(32) => \in4x_N1_reg_n_0_[34]\,
      Q(31) => \in4x_N1_reg_n_0_[33]\,
      Q(30) => \in4x_N1_reg_n_0_[32]\,
      Q(29) => \in4x_N1_reg_n_0_[31]\,
      Q(28) => \in4x_N1_reg_n_0_[30]\,
      Q(27) => \in4x_N1_reg_n_0_[29]\,
      Q(26) => \in4x_N1_reg_n_0_[28]\,
      Q(25) => \in4x_N1_reg_n_0_[27]\,
      Q(24) => \in4x_N1_reg_n_0_[26]\,
      Q(23) => \in4x_N1_reg_n_0_[25]\,
      Q(22) => \in4x_N1_reg_n_0_[24]\,
      Q(21) => \in4x_N1_reg_n_0_[23]\,
      Q(20) => \in4x_N1_reg_n_0_[22]\,
      Q(19) => \in4x_N1_reg_n_0_[21]\,
      Q(18) => \in4x_N1_reg_n_0_[20]\,
      Q(17) => \in4x_N1_reg_n_0_[19]\,
      Q(16) => \in4x_N1_reg_n_0_[18]\,
      Q(15) => \in4x_N1_reg_n_0_[17]\,
      Q(14) => \in4x_N1_reg_n_0_[16]\,
      Q(13) => \in4x_N1_reg_n_0_[15]\,
      Q(12) => \in4x_N1_reg_n_0_[14]\,
      Q(11) => \in4x_N1_reg_n_0_[13]\,
      Q(10) => \in4x_N1_reg_n_0_[12]\,
      Q(9) => \in4x_N1_reg_n_0_[11]\,
      Q(8) => \in4x_N1_reg_n_0_[10]\,
      Q(7) => \in4x_N1_reg_n_0_[9]\,
      Q(6) => \in4x_N1_reg_n_0_[8]\,
      Q(5) => \in4x_N1_reg_n_0_[7]\,
      Q(4) => \in4x_N1_reg_n_0_[6]\,
      Q(3) => \in4x_N1_reg_n_0_[5]\,
      Q(2) => \in4x_N1_reg_n_0_[4]\,
      Q(1) => \in4x_N1_reg_n_0_[3]\,
      Q(0) => \in4x_N1_reg_n_0_[2]\,
      \result_N1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(23),
      \result_N1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(21 downto 20),
      \result_N1_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_falling_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19
     port map (
      D(15 downto 0) => in_N2(15 downto 0),
      Q(69) => \in4x_N2_reg_n_0_[71]\,
      Q(68) => \in4x_N2_reg_n_0_[70]\,
      Q(67) => \in4x_N2_reg_n_0_[69]\,
      Q(66) => \in4x_N2_reg_n_0_[68]\,
      Q(65) => \in4x_N2_reg_n_0_[67]\,
      Q(64) => \in4x_N2_reg_n_0_[66]\,
      Q(63) => \in4x_N2_reg_n_0_[65]\,
      Q(62) => \in4x_N2_reg_n_0_[64]\,
      Q(61) => \in4x_N2_reg_n_0_[63]\,
      Q(60) => \in4x_N2_reg_n_0_[62]\,
      Q(59) => \in4x_N2_reg_n_0_[61]\,
      Q(58) => \in4x_N2_reg_n_0_[60]\,
      Q(57) => \in4x_N2_reg_n_0_[59]\,
      Q(56) => \in4x_N2_reg_n_0_[58]\,
      Q(55) => \in4x_N2_reg_n_0_[57]\,
      Q(54) => \in4x_N2_reg_n_0_[56]\,
      Q(53) => \in4x_N2_reg_n_0_[55]\,
      Q(52) => \in4x_N2_reg_n_0_[54]\,
      Q(51) => \in4x_N2_reg_n_0_[53]\,
      Q(50) => \in4x_N2_reg_n_0_[52]\,
      Q(49) => \in4x_N2_reg_n_0_[51]\,
      Q(48) => \in4x_N2_reg_n_0_[50]\,
      Q(47) => \in4x_N2_reg_n_0_[49]\,
      Q(46) => \in4x_N2_reg_n_0_[48]\,
      Q(45) => \in4x_N2_reg_n_0_[47]\,
      Q(44) => \in4x_N2_reg_n_0_[46]\,
      Q(43) => \in4x_N2_reg_n_0_[45]\,
      Q(42) => \in4x_N2_reg_n_0_[44]\,
      Q(41) => \in4x_N2_reg_n_0_[43]\,
      Q(40) => \in4x_N2_reg_n_0_[42]\,
      Q(39) => \in4x_N2_reg_n_0_[41]\,
      Q(38) => \in4x_N2_reg_n_0_[40]\,
      Q(37) => \in4x_N2_reg_n_0_[39]\,
      Q(36) => \in4x_N2_reg_n_0_[38]\,
      Q(35) => \in4x_N2_reg_n_0_[37]\,
      Q(34) => \in4x_N2_reg_n_0_[36]\,
      Q(33) => \in4x_N2_reg_n_0_[35]\,
      Q(32) => \in4x_N2_reg_n_0_[34]\,
      Q(31) => \in4x_N2_reg_n_0_[33]\,
      Q(30) => \in4x_N2_reg_n_0_[32]\,
      Q(29) => \in4x_N2_reg_n_0_[31]\,
      Q(28) => \in4x_N2_reg_n_0_[30]\,
      Q(27) => \in4x_N2_reg_n_0_[29]\,
      Q(26) => \in4x_N2_reg_n_0_[28]\,
      Q(25) => \in4x_N2_reg_n_0_[27]\,
      Q(24) => \in4x_N2_reg_n_0_[26]\,
      Q(23) => \in4x_N2_reg_n_0_[25]\,
      Q(22) => \in4x_N2_reg_n_0_[24]\,
      Q(21) => \in4x_N2_reg_n_0_[23]\,
      Q(20) => \in4x_N2_reg_n_0_[22]\,
      Q(19) => \in4x_N2_reg_n_0_[21]\,
      Q(18) => \in4x_N2_reg_n_0_[20]\,
      Q(17) => \in4x_N2_reg_n_0_[19]\,
      Q(16) => \in4x_N2_reg_n_0_[18]\,
      Q(15) => \in4x_N2_reg_n_0_[17]\,
      Q(14) => \in4x_N2_reg_n_0_[16]\,
      Q(13) => \in4x_N2_reg_n_0_[15]\,
      Q(12) => \in4x_N2_reg_n_0_[14]\,
      Q(11) => \in4x_N2_reg_n_0_[13]\,
      Q(10) => \in4x_N2_reg_n_0_[12]\,
      Q(9) => \in4x_N2_reg_n_0_[11]\,
      Q(8) => \in4x_N2_reg_n_0_[10]\,
      Q(7) => \in4x_N2_reg_n_0_[9]\,
      Q(6) => \in4x_N2_reg_n_0_[8]\,
      Q(5) => \in4x_N2_reg_n_0_[7]\,
      Q(4) => \in4x_N2_reg_n_0_[6]\,
      Q(3) => \in4x_N2_reg_n_0_[5]\,
      Q(2) => \in4x_N2_reg_n_0_[4]\,
      Q(1) => \in4x_N2_reg_n_0_[3]\,
      Q(0) => \in4x_N2_reg_n_0_[2]\,
      \result_N2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_N2_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_N2_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_N2_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_falling_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20
     port map (
      D(15 downto 0) => in_O1(15 downto 0),
      Q(69) => \in4x_O1_reg_n_0_[71]\,
      Q(68) => \in4x_O1_reg_n_0_[70]\,
      Q(67) => \in4x_O1_reg_n_0_[69]\,
      Q(66) => \in4x_O1_reg_n_0_[68]\,
      Q(65) => \in4x_O1_reg_n_0_[67]\,
      Q(64) => \in4x_O1_reg_n_0_[66]\,
      Q(63) => \in4x_O1_reg_n_0_[65]\,
      Q(62) => \in4x_O1_reg_n_0_[64]\,
      Q(61) => \in4x_O1_reg_n_0_[63]\,
      Q(60) => \in4x_O1_reg_n_0_[62]\,
      Q(59) => \in4x_O1_reg_n_0_[61]\,
      Q(58) => \in4x_O1_reg_n_0_[60]\,
      Q(57) => \in4x_O1_reg_n_0_[59]\,
      Q(56) => \in4x_O1_reg_n_0_[58]\,
      Q(55) => \in4x_O1_reg_n_0_[57]\,
      Q(54) => \in4x_O1_reg_n_0_[56]\,
      Q(53) => \in4x_O1_reg_n_0_[55]\,
      Q(52) => \in4x_O1_reg_n_0_[54]\,
      Q(51) => \in4x_O1_reg_n_0_[53]\,
      Q(50) => \in4x_O1_reg_n_0_[52]\,
      Q(49) => \in4x_O1_reg_n_0_[51]\,
      Q(48) => \in4x_O1_reg_n_0_[50]\,
      Q(47) => \in4x_O1_reg_n_0_[49]\,
      Q(46) => \in4x_O1_reg_n_0_[48]\,
      Q(45) => \in4x_O1_reg_n_0_[47]\,
      Q(44) => \in4x_O1_reg_n_0_[46]\,
      Q(43) => \in4x_O1_reg_n_0_[45]\,
      Q(42) => \in4x_O1_reg_n_0_[44]\,
      Q(41) => \in4x_O1_reg_n_0_[43]\,
      Q(40) => \in4x_O1_reg_n_0_[42]\,
      Q(39) => \in4x_O1_reg_n_0_[41]\,
      Q(38) => \in4x_O1_reg_n_0_[40]\,
      Q(37) => \in4x_O1_reg_n_0_[39]\,
      Q(36) => \in4x_O1_reg_n_0_[38]\,
      Q(35) => \in4x_O1_reg_n_0_[37]\,
      Q(34) => \in4x_O1_reg_n_0_[36]\,
      Q(33) => \in4x_O1_reg_n_0_[35]\,
      Q(32) => \in4x_O1_reg_n_0_[34]\,
      Q(31) => \in4x_O1_reg_n_0_[33]\,
      Q(30) => \in4x_O1_reg_n_0_[32]\,
      Q(29) => \in4x_O1_reg_n_0_[31]\,
      Q(28) => \in4x_O1_reg_n_0_[30]\,
      Q(27) => \in4x_O1_reg_n_0_[29]\,
      Q(26) => \in4x_O1_reg_n_0_[28]\,
      Q(25) => \in4x_O1_reg_n_0_[27]\,
      Q(24) => \in4x_O1_reg_n_0_[26]\,
      Q(23) => \in4x_O1_reg_n_0_[25]\,
      Q(22) => \in4x_O1_reg_n_0_[24]\,
      Q(21) => \in4x_O1_reg_n_0_[23]\,
      Q(20) => \in4x_O1_reg_n_0_[22]\,
      Q(19) => \in4x_O1_reg_n_0_[21]\,
      Q(18) => \in4x_O1_reg_n_0_[20]\,
      Q(17) => \in4x_O1_reg_n_0_[19]\,
      Q(16) => \in4x_O1_reg_n_0_[18]\,
      Q(15) => \in4x_O1_reg_n_0_[17]\,
      Q(14) => \in4x_O1_reg_n_0_[16]\,
      Q(13) => \in4x_O1_reg_n_0_[15]\,
      Q(12) => \in4x_O1_reg_n_0_[14]\,
      Q(11) => \in4x_O1_reg_n_0_[13]\,
      Q(10) => \in4x_O1_reg_n_0_[12]\,
      Q(9) => \in4x_O1_reg_n_0_[11]\,
      Q(8) => \in4x_O1_reg_n_0_[10]\,
      Q(7) => \in4x_O1_reg_n_0_[9]\,
      Q(6) => \in4x_O1_reg_n_0_[8]\,
      Q(5) => \in4x_O1_reg_n_0_[7]\,
      Q(4) => \in4x_O1_reg_n_0_[6]\,
      Q(3) => \in4x_O1_reg_n_0_[5]\,
      Q(2) => \in4x_O1_reg_n_0_[4]\,
      Q(1) => \in4x_O1_reg_n_0_[3]\,
      Q(0) => \in4x_O1_reg_n_0_[2]\,
      \result_O1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21
     port map (
      D(15 downto 0) => in_B1(15 downto 0),
      Q(69) => \in4x_B1_reg_n_0_[71]\,
      Q(68) => \in4x_B1_reg_n_0_[70]\,
      Q(67) => \in4x_B1_reg_n_0_[69]\,
      Q(66) => \in4x_B1_reg_n_0_[68]\,
      Q(65) => \in4x_B1_reg_n_0_[67]\,
      Q(64) => \in4x_B1_reg_n_0_[66]\,
      Q(63) => \in4x_B1_reg_n_0_[65]\,
      Q(62) => \in4x_B1_reg_n_0_[64]\,
      Q(61) => \in4x_B1_reg_n_0_[63]\,
      Q(60) => \in4x_B1_reg_n_0_[62]\,
      Q(59) => \in4x_B1_reg_n_0_[61]\,
      Q(58) => \in4x_B1_reg_n_0_[60]\,
      Q(57) => \in4x_B1_reg_n_0_[59]\,
      Q(56) => \in4x_B1_reg_n_0_[58]\,
      Q(55) => \in4x_B1_reg_n_0_[57]\,
      Q(54) => \in4x_B1_reg_n_0_[56]\,
      Q(53) => \in4x_B1_reg_n_0_[55]\,
      Q(52) => \in4x_B1_reg_n_0_[54]\,
      Q(51) => \in4x_B1_reg_n_0_[53]\,
      Q(50) => \in4x_B1_reg_n_0_[52]\,
      Q(49) => \in4x_B1_reg_n_0_[51]\,
      Q(48) => \in4x_B1_reg_n_0_[50]\,
      Q(47) => \in4x_B1_reg_n_0_[49]\,
      Q(46) => \in4x_B1_reg_n_0_[48]\,
      Q(45) => \in4x_B1_reg_n_0_[47]\,
      Q(44) => \in4x_B1_reg_n_0_[46]\,
      Q(43) => \in4x_B1_reg_n_0_[45]\,
      Q(42) => \in4x_B1_reg_n_0_[44]\,
      Q(41) => \in4x_B1_reg_n_0_[43]\,
      Q(40) => \in4x_B1_reg_n_0_[42]\,
      Q(39) => \in4x_B1_reg_n_0_[41]\,
      Q(38) => \in4x_B1_reg_n_0_[40]\,
      Q(37) => \in4x_B1_reg_n_0_[39]\,
      Q(36) => \in4x_B1_reg_n_0_[38]\,
      Q(35) => \in4x_B1_reg_n_0_[37]\,
      Q(34) => \in4x_B1_reg_n_0_[36]\,
      Q(33) => \in4x_B1_reg_n_0_[35]\,
      Q(32) => \in4x_B1_reg_n_0_[34]\,
      Q(31) => \in4x_B1_reg_n_0_[33]\,
      Q(30) => \in4x_B1_reg_n_0_[32]\,
      Q(29) => \in4x_B1_reg_n_0_[31]\,
      Q(28) => \in4x_B1_reg_n_0_[30]\,
      Q(27) => \in4x_B1_reg_n_0_[29]\,
      Q(26) => \in4x_B1_reg_n_0_[28]\,
      Q(25) => \in4x_B1_reg_n_0_[27]\,
      Q(24) => \in4x_B1_reg_n_0_[26]\,
      Q(23) => \in4x_B1_reg_n_0_[25]\,
      Q(22) => \in4x_B1_reg_n_0_[24]\,
      Q(21) => \in4x_B1_reg_n_0_[23]\,
      Q(20) => \in4x_B1_reg_n_0_[22]\,
      Q(19) => \in4x_B1_reg_n_0_[21]\,
      Q(18) => \in4x_B1_reg_n_0_[20]\,
      Q(17) => \in4x_B1_reg_n_0_[19]\,
      Q(16) => \in4x_B1_reg_n_0_[18]\,
      Q(15) => \in4x_B1_reg_n_0_[17]\,
      Q(14) => \in4x_B1_reg_n_0_[16]\,
      Q(13) => \in4x_B1_reg_n_0_[15]\,
      Q(12) => \in4x_B1_reg_n_0_[14]\,
      Q(11) => \in4x_B1_reg_n_0_[13]\,
      Q(10) => \in4x_B1_reg_n_0_[12]\,
      Q(9) => \in4x_B1_reg_n_0_[11]\,
      Q(8) => \in4x_B1_reg_n_0_[10]\,
      Q(7) => \in4x_B1_reg_n_0_[9]\,
      Q(6) => \in4x_B1_reg_n_0_[8]\,
      Q(5) => \in4x_B1_reg_n_0_[7]\,
      Q(4) => \in4x_B1_reg_n_0_[6]\,
      Q(3) => \in4x_B1_reg_n_0_[5]\,
      Q(2) => \in4x_B1_reg_n_0_[4]\,
      Q(1) => \in4x_B1_reg_n_0_[3]\,
      Q(0) => \in4x_B1_reg_n_0_[2]\,
      \result_B1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22
     port map (
      D(15 downto 0) => in_O2(15 downto 0),
      Q(69) => \in4x_O2_reg_n_0_[71]\,
      Q(68) => \in4x_O2_reg_n_0_[70]\,
      Q(67) => \in4x_O2_reg_n_0_[69]\,
      Q(66) => \in4x_O2_reg_n_0_[68]\,
      Q(65) => \in4x_O2_reg_n_0_[67]\,
      Q(64) => \in4x_O2_reg_n_0_[66]\,
      Q(63) => \in4x_O2_reg_n_0_[65]\,
      Q(62) => \in4x_O2_reg_n_0_[64]\,
      Q(61) => \in4x_O2_reg_n_0_[63]\,
      Q(60) => \in4x_O2_reg_n_0_[62]\,
      Q(59) => \in4x_O2_reg_n_0_[61]\,
      Q(58) => \in4x_O2_reg_n_0_[60]\,
      Q(57) => \in4x_O2_reg_n_0_[59]\,
      Q(56) => \in4x_O2_reg_n_0_[58]\,
      Q(55) => \in4x_O2_reg_n_0_[57]\,
      Q(54) => \in4x_O2_reg_n_0_[56]\,
      Q(53) => \in4x_O2_reg_n_0_[55]\,
      Q(52) => \in4x_O2_reg_n_0_[54]\,
      Q(51) => \in4x_O2_reg_n_0_[53]\,
      Q(50) => \in4x_O2_reg_n_0_[52]\,
      Q(49) => \in4x_O2_reg_n_0_[51]\,
      Q(48) => \in4x_O2_reg_n_0_[50]\,
      Q(47) => \in4x_O2_reg_n_0_[49]\,
      Q(46) => \in4x_O2_reg_n_0_[48]\,
      Q(45) => \in4x_O2_reg_n_0_[47]\,
      Q(44) => \in4x_O2_reg_n_0_[46]\,
      Q(43) => \in4x_O2_reg_n_0_[45]\,
      Q(42) => \in4x_O2_reg_n_0_[44]\,
      Q(41) => \in4x_O2_reg_n_0_[43]\,
      Q(40) => \in4x_O2_reg_n_0_[42]\,
      Q(39) => \in4x_O2_reg_n_0_[41]\,
      Q(38) => \in4x_O2_reg_n_0_[40]\,
      Q(37) => \in4x_O2_reg_n_0_[39]\,
      Q(36) => \in4x_O2_reg_n_0_[38]\,
      Q(35) => \in4x_O2_reg_n_0_[37]\,
      Q(34) => \in4x_O2_reg_n_0_[36]\,
      Q(33) => \in4x_O2_reg_n_0_[35]\,
      Q(32) => \in4x_O2_reg_n_0_[34]\,
      Q(31) => \in4x_O2_reg_n_0_[33]\,
      Q(30) => \in4x_O2_reg_n_0_[32]\,
      Q(29) => \in4x_O2_reg_n_0_[31]\,
      Q(28) => \in4x_O2_reg_n_0_[30]\,
      Q(27) => \in4x_O2_reg_n_0_[29]\,
      Q(26) => \in4x_O2_reg_n_0_[28]\,
      Q(25) => \in4x_O2_reg_n_0_[27]\,
      Q(24) => \in4x_O2_reg_n_0_[26]\,
      Q(23) => \in4x_O2_reg_n_0_[25]\,
      Q(22) => \in4x_O2_reg_n_0_[24]\,
      Q(21) => \in4x_O2_reg_n_0_[23]\,
      Q(20) => \in4x_O2_reg_n_0_[22]\,
      Q(19) => \in4x_O2_reg_n_0_[21]\,
      Q(18) => \in4x_O2_reg_n_0_[20]\,
      Q(17) => \in4x_O2_reg_n_0_[19]\,
      Q(16) => \in4x_O2_reg_n_0_[18]\,
      Q(15) => \in4x_O2_reg_n_0_[17]\,
      Q(14) => \in4x_O2_reg_n_0_[16]\,
      Q(13) => \in4x_O2_reg_n_0_[15]\,
      Q(12) => \in4x_O2_reg_n_0_[14]\,
      Q(11) => \in4x_O2_reg_n_0_[13]\,
      Q(10) => \in4x_O2_reg_n_0_[12]\,
      Q(9) => \in4x_O2_reg_n_0_[11]\,
      Q(8) => \in4x_O2_reg_n_0_[10]\,
      Q(7) => \in4x_O2_reg_n_0_[9]\,
      Q(6) => \in4x_O2_reg_n_0_[8]\,
      Q(5) => \in4x_O2_reg_n_0_[7]\,
      Q(4) => \in4x_O2_reg_n_0_[6]\,
      Q(3) => \in4x_O2_reg_n_0_[5]\,
      Q(2) => \in4x_O2_reg_n_0_[4]\,
      Q(1) => \in4x_O2_reg_n_0_[3]\,
      Q(0) => \in4x_O2_reg_n_0_[2]\,
      \result_O2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_O2_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_O2_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_O2_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_O2_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_falling_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23
     port map (
      D(15 downto 0) => in_P1(15 downto 0),
      Q(69) => \in4x_P1_reg_n_0_[71]\,
      Q(68) => \in4x_P1_reg_n_0_[70]\,
      Q(67) => \in4x_P1_reg_n_0_[69]\,
      Q(66) => \in4x_P1_reg_n_0_[68]\,
      Q(65) => \in4x_P1_reg_n_0_[67]\,
      Q(64) => \in4x_P1_reg_n_0_[66]\,
      Q(63) => \in4x_P1_reg_n_0_[65]\,
      Q(62) => \in4x_P1_reg_n_0_[64]\,
      Q(61) => \in4x_P1_reg_n_0_[63]\,
      Q(60) => \in4x_P1_reg_n_0_[62]\,
      Q(59) => \in4x_P1_reg_n_0_[61]\,
      Q(58) => \in4x_P1_reg_n_0_[60]\,
      Q(57) => \in4x_P1_reg_n_0_[59]\,
      Q(56) => \in4x_P1_reg_n_0_[58]\,
      Q(55) => \in4x_P1_reg_n_0_[57]\,
      Q(54) => \in4x_P1_reg_n_0_[56]\,
      Q(53) => \in4x_P1_reg_n_0_[55]\,
      Q(52) => \in4x_P1_reg_n_0_[54]\,
      Q(51) => \in4x_P1_reg_n_0_[53]\,
      Q(50) => \in4x_P1_reg_n_0_[52]\,
      Q(49) => \in4x_P1_reg_n_0_[51]\,
      Q(48) => \in4x_P1_reg_n_0_[50]\,
      Q(47) => \in4x_P1_reg_n_0_[49]\,
      Q(46) => \in4x_P1_reg_n_0_[48]\,
      Q(45) => \in4x_P1_reg_n_0_[47]\,
      Q(44) => \in4x_P1_reg_n_0_[46]\,
      Q(43) => \in4x_P1_reg_n_0_[45]\,
      Q(42) => \in4x_P1_reg_n_0_[44]\,
      Q(41) => \in4x_P1_reg_n_0_[43]\,
      Q(40) => \in4x_P1_reg_n_0_[42]\,
      Q(39) => \in4x_P1_reg_n_0_[41]\,
      Q(38) => \in4x_P1_reg_n_0_[40]\,
      Q(37) => \in4x_P1_reg_n_0_[39]\,
      Q(36) => \in4x_P1_reg_n_0_[38]\,
      Q(35) => \in4x_P1_reg_n_0_[37]\,
      Q(34) => \in4x_P1_reg_n_0_[36]\,
      Q(33) => \in4x_P1_reg_n_0_[35]\,
      Q(32) => \in4x_P1_reg_n_0_[34]\,
      Q(31) => \in4x_P1_reg_n_0_[33]\,
      Q(30) => \in4x_P1_reg_n_0_[32]\,
      Q(29) => \in4x_P1_reg_n_0_[31]\,
      Q(28) => \in4x_P1_reg_n_0_[30]\,
      Q(27) => \in4x_P1_reg_n_0_[29]\,
      Q(26) => \in4x_P1_reg_n_0_[28]\,
      Q(25) => \in4x_P1_reg_n_0_[27]\,
      Q(24) => \in4x_P1_reg_n_0_[26]\,
      Q(23) => \in4x_P1_reg_n_0_[25]\,
      Q(22) => \in4x_P1_reg_n_0_[24]\,
      Q(21) => \in4x_P1_reg_n_0_[23]\,
      Q(20) => \in4x_P1_reg_n_0_[22]\,
      Q(19) => \in4x_P1_reg_n_0_[21]\,
      Q(18) => \in4x_P1_reg_n_0_[20]\,
      Q(17) => \in4x_P1_reg_n_0_[19]\,
      Q(16) => \in4x_P1_reg_n_0_[18]\,
      Q(15) => \in4x_P1_reg_n_0_[17]\,
      Q(14) => \in4x_P1_reg_n_0_[16]\,
      Q(13) => \in4x_P1_reg_n_0_[15]\,
      Q(12) => \in4x_P1_reg_n_0_[14]\,
      Q(11) => \in4x_P1_reg_n_0_[13]\,
      Q(10) => \in4x_P1_reg_n_0_[12]\,
      Q(9) => \in4x_P1_reg_n_0_[11]\,
      Q(8) => \in4x_P1_reg_n_0_[10]\,
      Q(7) => \in4x_P1_reg_n_0_[9]\,
      Q(6) => \in4x_P1_reg_n_0_[8]\,
      Q(5) => \in4x_P1_reg_n_0_[7]\,
      Q(4) => \in4x_P1_reg_n_0_[6]\,
      Q(3) => \in4x_P1_reg_n_0_[5]\,
      Q(2) => \in4x_P1_reg_n_0_[4]\,
      Q(1) => \in4x_P1_reg_n_0_[3]\,
      Q(0) => \in4x_P1_reg_n_0_[2]\,
      \result_P1_reg[0]\(2) => \result_DDR_P2_reg[0]_0\(31),
      \result_P1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(29 downto 28),
      \result_P1_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_falling_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24
     port map (
      D(15 downto 0) => in_P2(15 downto 0),
      Q(69) => \in4x_P2_reg_n_0_[71]\,
      Q(68) => \in4x_P2_reg_n_0_[70]\,
      Q(67) => \in4x_P2_reg_n_0_[69]\,
      Q(66) => \in4x_P2_reg_n_0_[68]\,
      Q(65) => \in4x_P2_reg_n_0_[67]\,
      Q(64) => \in4x_P2_reg_n_0_[66]\,
      Q(63) => \in4x_P2_reg_n_0_[65]\,
      Q(62) => \in4x_P2_reg_n_0_[64]\,
      Q(61) => \in4x_P2_reg_n_0_[63]\,
      Q(60) => \in4x_P2_reg_n_0_[62]\,
      Q(59) => \in4x_P2_reg_n_0_[61]\,
      Q(58) => \in4x_P2_reg_n_0_[60]\,
      Q(57) => \in4x_P2_reg_n_0_[59]\,
      Q(56) => \in4x_P2_reg_n_0_[58]\,
      Q(55) => \in4x_P2_reg_n_0_[57]\,
      Q(54) => \in4x_P2_reg_n_0_[56]\,
      Q(53) => \in4x_P2_reg_n_0_[55]\,
      Q(52) => \in4x_P2_reg_n_0_[54]\,
      Q(51) => \in4x_P2_reg_n_0_[53]\,
      Q(50) => \in4x_P2_reg_n_0_[52]\,
      Q(49) => \in4x_P2_reg_n_0_[51]\,
      Q(48) => \in4x_P2_reg_n_0_[50]\,
      Q(47) => \in4x_P2_reg_n_0_[49]\,
      Q(46) => \in4x_P2_reg_n_0_[48]\,
      Q(45) => \in4x_P2_reg_n_0_[47]\,
      Q(44) => \in4x_P2_reg_n_0_[46]\,
      Q(43) => \in4x_P2_reg_n_0_[45]\,
      Q(42) => \in4x_P2_reg_n_0_[44]\,
      Q(41) => \in4x_P2_reg_n_0_[43]\,
      Q(40) => \in4x_P2_reg_n_0_[42]\,
      Q(39) => \in4x_P2_reg_n_0_[41]\,
      Q(38) => \in4x_P2_reg_n_0_[40]\,
      Q(37) => \in4x_P2_reg_n_0_[39]\,
      Q(36) => \in4x_P2_reg_n_0_[38]\,
      Q(35) => \in4x_P2_reg_n_0_[37]\,
      Q(34) => \in4x_P2_reg_n_0_[36]\,
      Q(33) => \in4x_P2_reg_n_0_[35]\,
      Q(32) => \in4x_P2_reg_n_0_[34]\,
      Q(31) => \in4x_P2_reg_n_0_[33]\,
      Q(30) => \in4x_P2_reg_n_0_[32]\,
      Q(29) => \in4x_P2_reg_n_0_[31]\,
      Q(28) => \in4x_P2_reg_n_0_[30]\,
      Q(27) => \in4x_P2_reg_n_0_[29]\,
      Q(26) => \in4x_P2_reg_n_0_[28]\,
      Q(25) => \in4x_P2_reg_n_0_[27]\,
      Q(24) => \in4x_P2_reg_n_0_[26]\,
      Q(23) => \in4x_P2_reg_n_0_[25]\,
      Q(22) => \in4x_P2_reg_n_0_[24]\,
      Q(21) => \in4x_P2_reg_n_0_[23]\,
      Q(20) => \in4x_P2_reg_n_0_[22]\,
      Q(19) => \in4x_P2_reg_n_0_[21]\,
      Q(18) => \in4x_P2_reg_n_0_[20]\,
      Q(17) => \in4x_P2_reg_n_0_[19]\,
      Q(16) => \in4x_P2_reg_n_0_[18]\,
      Q(15) => \in4x_P2_reg_n_0_[17]\,
      Q(14) => \in4x_P2_reg_n_0_[16]\,
      Q(13) => \in4x_P2_reg_n_0_[15]\,
      Q(12) => \in4x_P2_reg_n_0_[14]\,
      Q(11) => \in4x_P2_reg_n_0_[13]\,
      Q(10) => \in4x_P2_reg_n_0_[12]\,
      Q(9) => \in4x_P2_reg_n_0_[11]\,
      Q(8) => \in4x_P2_reg_n_0_[10]\,
      Q(7) => \in4x_P2_reg_n_0_[9]\,
      Q(6) => \in4x_P2_reg_n_0_[8]\,
      Q(5) => \in4x_P2_reg_n_0_[7]\,
      Q(4) => \in4x_P2_reg_n_0_[6]\,
      Q(3) => \in4x_P2_reg_n_0_[5]\,
      Q(2) => \in4x_P2_reg_n_0_[4]\,
      Q(1) => \in4x_P2_reg_n_0_[3]\,
      Q(0) => \in4x_P2_reg_n_0_[2]\,
      \result_P2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_P2_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_P2_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_P2_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_falling_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25
     port map (
      D(15 downto 0) => in_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[71]\,
      Q(68) => \in4x_B2_reg_n_0_[70]\,
      Q(67) => \in4x_B2_reg_n_0_[69]\,
      Q(66) => \in4x_B2_reg_n_0_[68]\,
      Q(65) => \in4x_B2_reg_n_0_[67]\,
      Q(64) => \in4x_B2_reg_n_0_[66]\,
      Q(63) => \in4x_B2_reg_n_0_[65]\,
      Q(62) => \in4x_B2_reg_n_0_[64]\,
      Q(61) => \in4x_B2_reg_n_0_[63]\,
      Q(60) => \in4x_B2_reg_n_0_[62]\,
      Q(59) => \in4x_B2_reg_n_0_[61]\,
      Q(58) => \in4x_B2_reg_n_0_[60]\,
      Q(57) => \in4x_B2_reg_n_0_[59]\,
      Q(56) => \in4x_B2_reg_n_0_[58]\,
      Q(55) => \in4x_B2_reg_n_0_[57]\,
      Q(54) => \in4x_B2_reg_n_0_[56]\,
      Q(53) => \in4x_B2_reg_n_0_[55]\,
      Q(52) => \in4x_B2_reg_n_0_[54]\,
      Q(51) => \in4x_B2_reg_n_0_[53]\,
      Q(50) => \in4x_B2_reg_n_0_[52]\,
      Q(49) => \in4x_B2_reg_n_0_[51]\,
      Q(48) => \in4x_B2_reg_n_0_[50]\,
      Q(47) => \in4x_B2_reg_n_0_[49]\,
      Q(46) => \in4x_B2_reg_n_0_[48]\,
      Q(45) => \in4x_B2_reg_n_0_[47]\,
      Q(44) => \in4x_B2_reg_n_0_[46]\,
      Q(43) => \in4x_B2_reg_n_0_[45]\,
      Q(42) => \in4x_B2_reg_n_0_[44]\,
      Q(41) => \in4x_B2_reg_n_0_[43]\,
      Q(40) => \in4x_B2_reg_n_0_[42]\,
      Q(39) => \in4x_B2_reg_n_0_[41]\,
      Q(38) => \in4x_B2_reg_n_0_[40]\,
      Q(37) => \in4x_B2_reg_n_0_[39]\,
      Q(36) => \in4x_B2_reg_n_0_[38]\,
      Q(35) => \in4x_B2_reg_n_0_[37]\,
      Q(34) => \in4x_B2_reg_n_0_[36]\,
      Q(33) => \in4x_B2_reg_n_0_[35]\,
      Q(32) => \in4x_B2_reg_n_0_[34]\,
      Q(31) => \in4x_B2_reg_n_0_[33]\,
      Q(30) => \in4x_B2_reg_n_0_[32]\,
      Q(29) => \in4x_B2_reg_n_0_[31]\,
      Q(28) => \in4x_B2_reg_n_0_[30]\,
      Q(27) => \in4x_B2_reg_n_0_[29]\,
      Q(26) => \in4x_B2_reg_n_0_[28]\,
      Q(25) => \in4x_B2_reg_n_0_[27]\,
      Q(24) => \in4x_B2_reg_n_0_[26]\,
      Q(23) => \in4x_B2_reg_n_0_[25]\,
      Q(22) => \in4x_B2_reg_n_0_[24]\,
      Q(21) => \in4x_B2_reg_n_0_[23]\,
      Q(20) => \in4x_B2_reg_n_0_[22]\,
      Q(19) => \in4x_B2_reg_n_0_[21]\,
      Q(18) => \in4x_B2_reg_n_0_[20]\,
      Q(17) => \in4x_B2_reg_n_0_[19]\,
      Q(16) => \in4x_B2_reg_n_0_[18]\,
      Q(15) => \in4x_B2_reg_n_0_[17]\,
      Q(14) => \in4x_B2_reg_n_0_[16]\,
      Q(13) => \in4x_B2_reg_n_0_[15]\,
      Q(12) => \in4x_B2_reg_n_0_[14]\,
      Q(11) => \in4x_B2_reg_n_0_[13]\,
      Q(10) => \in4x_B2_reg_n_0_[12]\,
      Q(9) => \in4x_B2_reg_n_0_[11]\,
      Q(8) => \in4x_B2_reg_n_0_[10]\,
      Q(7) => \in4x_B2_reg_n_0_[9]\,
      Q(6) => \in4x_B2_reg_n_0_[8]\,
      Q(5) => \in4x_B2_reg_n_0_[7]\,
      Q(4) => \in4x_B2_reg_n_0_[6]\,
      Q(3) => \in4x_B2_reg_n_0_[5]\,
      Q(2) => \in4x_B2_reg_n_0_[4]\,
      Q(1) => \in4x_B2_reg_n_0_[3]\,
      Q(0) => \in4x_B2_reg_n_0_[2]\,
      \result_B2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_B2_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_B2_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_falling_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26
     port map (
      D(15 downto 0) => in_C1(15 downto 0),
      Q(69) => \in4x_C1_reg_n_0_[71]\,
      Q(68) => \in4x_C1_reg_n_0_[70]\,
      Q(67) => \in4x_C1_reg_n_0_[69]\,
      Q(66) => \in4x_C1_reg_n_0_[68]\,
      Q(65) => \in4x_C1_reg_n_0_[67]\,
      Q(64) => \in4x_C1_reg_n_0_[66]\,
      Q(63) => \in4x_C1_reg_n_0_[65]\,
      Q(62) => \in4x_C1_reg_n_0_[64]\,
      Q(61) => \in4x_C1_reg_n_0_[63]\,
      Q(60) => \in4x_C1_reg_n_0_[62]\,
      Q(59) => \in4x_C1_reg_n_0_[61]\,
      Q(58) => \in4x_C1_reg_n_0_[60]\,
      Q(57) => \in4x_C1_reg_n_0_[59]\,
      Q(56) => \in4x_C1_reg_n_0_[58]\,
      Q(55) => \in4x_C1_reg_n_0_[57]\,
      Q(54) => \in4x_C1_reg_n_0_[56]\,
      Q(53) => \in4x_C1_reg_n_0_[55]\,
      Q(52) => \in4x_C1_reg_n_0_[54]\,
      Q(51) => \in4x_C1_reg_n_0_[53]\,
      Q(50) => \in4x_C1_reg_n_0_[52]\,
      Q(49) => \in4x_C1_reg_n_0_[51]\,
      Q(48) => \in4x_C1_reg_n_0_[50]\,
      Q(47) => \in4x_C1_reg_n_0_[49]\,
      Q(46) => \in4x_C1_reg_n_0_[48]\,
      Q(45) => \in4x_C1_reg_n_0_[47]\,
      Q(44) => \in4x_C1_reg_n_0_[46]\,
      Q(43) => \in4x_C1_reg_n_0_[45]\,
      Q(42) => \in4x_C1_reg_n_0_[44]\,
      Q(41) => \in4x_C1_reg_n_0_[43]\,
      Q(40) => \in4x_C1_reg_n_0_[42]\,
      Q(39) => \in4x_C1_reg_n_0_[41]\,
      Q(38) => \in4x_C1_reg_n_0_[40]\,
      Q(37) => \in4x_C1_reg_n_0_[39]\,
      Q(36) => \in4x_C1_reg_n_0_[38]\,
      Q(35) => \in4x_C1_reg_n_0_[37]\,
      Q(34) => \in4x_C1_reg_n_0_[36]\,
      Q(33) => \in4x_C1_reg_n_0_[35]\,
      Q(32) => \in4x_C1_reg_n_0_[34]\,
      Q(31) => \in4x_C1_reg_n_0_[33]\,
      Q(30) => \in4x_C1_reg_n_0_[32]\,
      Q(29) => \in4x_C1_reg_n_0_[31]\,
      Q(28) => \in4x_C1_reg_n_0_[30]\,
      Q(27) => \in4x_C1_reg_n_0_[29]\,
      Q(26) => \in4x_C1_reg_n_0_[28]\,
      Q(25) => \in4x_C1_reg_n_0_[27]\,
      Q(24) => \in4x_C1_reg_n_0_[26]\,
      Q(23) => \in4x_C1_reg_n_0_[25]\,
      Q(22) => \in4x_C1_reg_n_0_[24]\,
      Q(21) => \in4x_C1_reg_n_0_[23]\,
      Q(20) => \in4x_C1_reg_n_0_[22]\,
      Q(19) => \in4x_C1_reg_n_0_[21]\,
      Q(18) => \in4x_C1_reg_n_0_[20]\,
      Q(17) => \in4x_C1_reg_n_0_[19]\,
      Q(16) => \in4x_C1_reg_n_0_[18]\,
      Q(15) => \in4x_C1_reg_n_0_[17]\,
      Q(14) => \in4x_C1_reg_n_0_[16]\,
      Q(13) => \in4x_C1_reg_n_0_[15]\,
      Q(12) => \in4x_C1_reg_n_0_[14]\,
      Q(11) => \in4x_C1_reg_n_0_[13]\,
      Q(10) => \in4x_C1_reg_n_0_[12]\,
      Q(9) => \in4x_C1_reg_n_0_[11]\,
      Q(8) => \in4x_C1_reg_n_0_[10]\,
      Q(7) => \in4x_C1_reg_n_0_[9]\,
      Q(6) => \in4x_C1_reg_n_0_[8]\,
      Q(5) => \in4x_C1_reg_n_0_[7]\,
      Q(4) => \in4x_C1_reg_n_0_[6]\,
      Q(3) => \in4x_C1_reg_n_0_[5]\,
      Q(2) => \in4x_C1_reg_n_0_[4]\,
      Q(1) => \in4x_C1_reg_n_0_[3]\,
      Q(0) => \in4x_C1_reg_n_0_[2]\,
      \result_C1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27
     port map (
      D(15 downto 0) => in_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[71]\,
      Q(68) => \in4x_C2_reg_n_0_[70]\,
      Q(67) => \in4x_C2_reg_n_0_[69]\,
      Q(66) => \in4x_C2_reg_n_0_[68]\,
      Q(65) => \in4x_C2_reg_n_0_[67]\,
      Q(64) => \in4x_C2_reg_n_0_[66]\,
      Q(63) => \in4x_C2_reg_n_0_[65]\,
      Q(62) => \in4x_C2_reg_n_0_[64]\,
      Q(61) => \in4x_C2_reg_n_0_[63]\,
      Q(60) => \in4x_C2_reg_n_0_[62]\,
      Q(59) => \in4x_C2_reg_n_0_[61]\,
      Q(58) => \in4x_C2_reg_n_0_[60]\,
      Q(57) => \in4x_C2_reg_n_0_[59]\,
      Q(56) => \in4x_C2_reg_n_0_[58]\,
      Q(55) => \in4x_C2_reg_n_0_[57]\,
      Q(54) => \in4x_C2_reg_n_0_[56]\,
      Q(53) => \in4x_C2_reg_n_0_[55]\,
      Q(52) => \in4x_C2_reg_n_0_[54]\,
      Q(51) => \in4x_C2_reg_n_0_[53]\,
      Q(50) => \in4x_C2_reg_n_0_[52]\,
      Q(49) => \in4x_C2_reg_n_0_[51]\,
      Q(48) => \in4x_C2_reg_n_0_[50]\,
      Q(47) => \in4x_C2_reg_n_0_[49]\,
      Q(46) => \in4x_C2_reg_n_0_[48]\,
      Q(45) => \in4x_C2_reg_n_0_[47]\,
      Q(44) => \in4x_C2_reg_n_0_[46]\,
      Q(43) => \in4x_C2_reg_n_0_[45]\,
      Q(42) => \in4x_C2_reg_n_0_[44]\,
      Q(41) => \in4x_C2_reg_n_0_[43]\,
      Q(40) => \in4x_C2_reg_n_0_[42]\,
      Q(39) => \in4x_C2_reg_n_0_[41]\,
      Q(38) => \in4x_C2_reg_n_0_[40]\,
      Q(37) => \in4x_C2_reg_n_0_[39]\,
      Q(36) => \in4x_C2_reg_n_0_[38]\,
      Q(35) => \in4x_C2_reg_n_0_[37]\,
      Q(34) => \in4x_C2_reg_n_0_[36]\,
      Q(33) => \in4x_C2_reg_n_0_[35]\,
      Q(32) => \in4x_C2_reg_n_0_[34]\,
      Q(31) => \in4x_C2_reg_n_0_[33]\,
      Q(30) => \in4x_C2_reg_n_0_[32]\,
      Q(29) => \in4x_C2_reg_n_0_[31]\,
      Q(28) => \in4x_C2_reg_n_0_[30]\,
      Q(27) => \in4x_C2_reg_n_0_[29]\,
      Q(26) => \in4x_C2_reg_n_0_[28]\,
      Q(25) => \in4x_C2_reg_n_0_[27]\,
      Q(24) => \in4x_C2_reg_n_0_[26]\,
      Q(23) => \in4x_C2_reg_n_0_[25]\,
      Q(22) => \in4x_C2_reg_n_0_[24]\,
      Q(21) => \in4x_C2_reg_n_0_[23]\,
      Q(20) => \in4x_C2_reg_n_0_[22]\,
      Q(19) => \in4x_C2_reg_n_0_[21]\,
      Q(18) => \in4x_C2_reg_n_0_[20]\,
      Q(17) => \in4x_C2_reg_n_0_[19]\,
      Q(16) => \in4x_C2_reg_n_0_[18]\,
      Q(15) => \in4x_C2_reg_n_0_[17]\,
      Q(14) => \in4x_C2_reg_n_0_[16]\,
      Q(13) => \in4x_C2_reg_n_0_[15]\,
      Q(12) => \in4x_C2_reg_n_0_[14]\,
      Q(11) => \in4x_C2_reg_n_0_[13]\,
      Q(10) => \in4x_C2_reg_n_0_[12]\,
      Q(9) => \in4x_C2_reg_n_0_[11]\,
      Q(8) => \in4x_C2_reg_n_0_[10]\,
      Q(7) => \in4x_C2_reg_n_0_[9]\,
      Q(6) => \in4x_C2_reg_n_0_[8]\,
      Q(5) => \in4x_C2_reg_n_0_[7]\,
      Q(4) => \in4x_C2_reg_n_0_[6]\,
      Q(3) => \in4x_C2_reg_n_0_[5]\,
      Q(2) => \in4x_C2_reg_n_0_[4]\,
      Q(1) => \in4x_C2_reg_n_0_[3]\,
      Q(0) => \in4x_C2_reg_n_0_[2]\,
      \result_C2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_C2_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_C2_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_C2_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_falling_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28
     port map (
      D(15 downto 0) => in_D1(15 downto 0),
      Q(69) => \in4x_D1_reg_n_0_[71]\,
      Q(68) => \in4x_D1_reg_n_0_[70]\,
      Q(67) => \in4x_D1_reg_n_0_[69]\,
      Q(66) => \in4x_D1_reg_n_0_[68]\,
      Q(65) => \in4x_D1_reg_n_0_[67]\,
      Q(64) => \in4x_D1_reg_n_0_[66]\,
      Q(63) => \in4x_D1_reg_n_0_[65]\,
      Q(62) => \in4x_D1_reg_n_0_[64]\,
      Q(61) => \in4x_D1_reg_n_0_[63]\,
      Q(60) => \in4x_D1_reg_n_0_[62]\,
      Q(59) => \in4x_D1_reg_n_0_[61]\,
      Q(58) => \in4x_D1_reg_n_0_[60]\,
      Q(57) => \in4x_D1_reg_n_0_[59]\,
      Q(56) => \in4x_D1_reg_n_0_[58]\,
      Q(55) => \in4x_D1_reg_n_0_[57]\,
      Q(54) => \in4x_D1_reg_n_0_[56]\,
      Q(53) => \in4x_D1_reg_n_0_[55]\,
      Q(52) => \in4x_D1_reg_n_0_[54]\,
      Q(51) => \in4x_D1_reg_n_0_[53]\,
      Q(50) => \in4x_D1_reg_n_0_[52]\,
      Q(49) => \in4x_D1_reg_n_0_[51]\,
      Q(48) => \in4x_D1_reg_n_0_[50]\,
      Q(47) => \in4x_D1_reg_n_0_[49]\,
      Q(46) => \in4x_D1_reg_n_0_[48]\,
      Q(45) => \in4x_D1_reg_n_0_[47]\,
      Q(44) => \in4x_D1_reg_n_0_[46]\,
      Q(43) => \in4x_D1_reg_n_0_[45]\,
      Q(42) => \in4x_D1_reg_n_0_[44]\,
      Q(41) => \in4x_D1_reg_n_0_[43]\,
      Q(40) => \in4x_D1_reg_n_0_[42]\,
      Q(39) => \in4x_D1_reg_n_0_[41]\,
      Q(38) => \in4x_D1_reg_n_0_[40]\,
      Q(37) => \in4x_D1_reg_n_0_[39]\,
      Q(36) => \in4x_D1_reg_n_0_[38]\,
      Q(35) => \in4x_D1_reg_n_0_[37]\,
      Q(34) => \in4x_D1_reg_n_0_[36]\,
      Q(33) => \in4x_D1_reg_n_0_[35]\,
      Q(32) => \in4x_D1_reg_n_0_[34]\,
      Q(31) => \in4x_D1_reg_n_0_[33]\,
      Q(30) => \in4x_D1_reg_n_0_[32]\,
      Q(29) => \in4x_D1_reg_n_0_[31]\,
      Q(28) => \in4x_D1_reg_n_0_[30]\,
      Q(27) => \in4x_D1_reg_n_0_[29]\,
      Q(26) => \in4x_D1_reg_n_0_[28]\,
      Q(25) => \in4x_D1_reg_n_0_[27]\,
      Q(24) => \in4x_D1_reg_n_0_[26]\,
      Q(23) => \in4x_D1_reg_n_0_[25]\,
      Q(22) => \in4x_D1_reg_n_0_[24]\,
      Q(21) => \in4x_D1_reg_n_0_[23]\,
      Q(20) => \in4x_D1_reg_n_0_[22]\,
      Q(19) => \in4x_D1_reg_n_0_[21]\,
      Q(18) => \in4x_D1_reg_n_0_[20]\,
      Q(17) => \in4x_D1_reg_n_0_[19]\,
      Q(16) => \in4x_D1_reg_n_0_[18]\,
      Q(15) => \in4x_D1_reg_n_0_[17]\,
      Q(14) => \in4x_D1_reg_n_0_[16]\,
      Q(13) => \in4x_D1_reg_n_0_[15]\,
      Q(12) => \in4x_D1_reg_n_0_[14]\,
      Q(11) => \in4x_D1_reg_n_0_[13]\,
      Q(10) => \in4x_D1_reg_n_0_[12]\,
      Q(9) => \in4x_D1_reg_n_0_[11]\,
      Q(8) => \in4x_D1_reg_n_0_[10]\,
      Q(7) => \in4x_D1_reg_n_0_[9]\,
      Q(6) => \in4x_D1_reg_n_0_[8]\,
      Q(5) => \in4x_D1_reg_n_0_[7]\,
      Q(4) => \in4x_D1_reg_n_0_[6]\,
      Q(3) => \in4x_D1_reg_n_0_[5]\,
      Q(2) => \in4x_D1_reg_n_0_[4]\,
      Q(1) => \in4x_D1_reg_n_0_[3]\,
      Q(0) => \in4x_D1_reg_n_0_[2]\,
      \result_D1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29
     port map (
      D(15 downto 0) => in_D2(15 downto 0),
      Q(69) => \in4x_D2_reg_n_0_[71]\,
      Q(68) => \in4x_D2_reg_n_0_[70]\,
      Q(67) => \in4x_D2_reg_n_0_[69]\,
      Q(66) => \in4x_D2_reg_n_0_[68]\,
      Q(65) => \in4x_D2_reg_n_0_[67]\,
      Q(64) => \in4x_D2_reg_n_0_[66]\,
      Q(63) => \in4x_D2_reg_n_0_[65]\,
      Q(62) => \in4x_D2_reg_n_0_[64]\,
      Q(61) => \in4x_D2_reg_n_0_[63]\,
      Q(60) => \in4x_D2_reg_n_0_[62]\,
      Q(59) => \in4x_D2_reg_n_0_[61]\,
      Q(58) => \in4x_D2_reg_n_0_[60]\,
      Q(57) => \in4x_D2_reg_n_0_[59]\,
      Q(56) => \in4x_D2_reg_n_0_[58]\,
      Q(55) => \in4x_D2_reg_n_0_[57]\,
      Q(54) => \in4x_D2_reg_n_0_[56]\,
      Q(53) => \in4x_D2_reg_n_0_[55]\,
      Q(52) => \in4x_D2_reg_n_0_[54]\,
      Q(51) => \in4x_D2_reg_n_0_[53]\,
      Q(50) => \in4x_D2_reg_n_0_[52]\,
      Q(49) => \in4x_D2_reg_n_0_[51]\,
      Q(48) => \in4x_D2_reg_n_0_[50]\,
      Q(47) => \in4x_D2_reg_n_0_[49]\,
      Q(46) => \in4x_D2_reg_n_0_[48]\,
      Q(45) => \in4x_D2_reg_n_0_[47]\,
      Q(44) => \in4x_D2_reg_n_0_[46]\,
      Q(43) => \in4x_D2_reg_n_0_[45]\,
      Q(42) => \in4x_D2_reg_n_0_[44]\,
      Q(41) => \in4x_D2_reg_n_0_[43]\,
      Q(40) => \in4x_D2_reg_n_0_[42]\,
      Q(39) => \in4x_D2_reg_n_0_[41]\,
      Q(38) => \in4x_D2_reg_n_0_[40]\,
      Q(37) => \in4x_D2_reg_n_0_[39]\,
      Q(36) => \in4x_D2_reg_n_0_[38]\,
      Q(35) => \in4x_D2_reg_n_0_[37]\,
      Q(34) => \in4x_D2_reg_n_0_[36]\,
      Q(33) => \in4x_D2_reg_n_0_[35]\,
      Q(32) => \in4x_D2_reg_n_0_[34]\,
      Q(31) => \in4x_D2_reg_n_0_[33]\,
      Q(30) => \in4x_D2_reg_n_0_[32]\,
      Q(29) => \in4x_D2_reg_n_0_[31]\,
      Q(28) => \in4x_D2_reg_n_0_[30]\,
      Q(27) => \in4x_D2_reg_n_0_[29]\,
      Q(26) => \in4x_D2_reg_n_0_[28]\,
      Q(25) => \in4x_D2_reg_n_0_[27]\,
      Q(24) => \in4x_D2_reg_n_0_[26]\,
      Q(23) => \in4x_D2_reg_n_0_[25]\,
      Q(22) => \in4x_D2_reg_n_0_[24]\,
      Q(21) => \in4x_D2_reg_n_0_[23]\,
      Q(20) => \in4x_D2_reg_n_0_[22]\,
      Q(19) => \in4x_D2_reg_n_0_[21]\,
      Q(18) => \in4x_D2_reg_n_0_[20]\,
      Q(17) => \in4x_D2_reg_n_0_[19]\,
      Q(16) => \in4x_D2_reg_n_0_[18]\,
      Q(15) => \in4x_D2_reg_n_0_[17]\,
      Q(14) => \in4x_D2_reg_n_0_[16]\,
      Q(13) => \in4x_D2_reg_n_0_[15]\,
      Q(12) => \in4x_D2_reg_n_0_[14]\,
      Q(11) => \in4x_D2_reg_n_0_[13]\,
      Q(10) => \in4x_D2_reg_n_0_[12]\,
      Q(9) => \in4x_D2_reg_n_0_[11]\,
      Q(8) => \in4x_D2_reg_n_0_[10]\,
      Q(7) => \in4x_D2_reg_n_0_[9]\,
      Q(6) => \in4x_D2_reg_n_0_[8]\,
      Q(5) => \in4x_D2_reg_n_0_[7]\,
      Q(4) => \in4x_D2_reg_n_0_[6]\,
      Q(3) => \in4x_D2_reg_n_0_[5]\,
      Q(2) => \in4x_D2_reg_n_0_[4]\,
      Q(1) => \in4x_D2_reg_n_0_[3]\,
      Q(0) => \in4x_D2_reg_n_0_[2]\,
      \result_D2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_D2_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_D2_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_falling_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30
     port map (
      D(15 downto 0) => in_E1(15 downto 0),
      Q(69) => \in4x_E1_reg_n_0_[71]\,
      Q(68) => \in4x_E1_reg_n_0_[70]\,
      Q(67) => \in4x_E1_reg_n_0_[69]\,
      Q(66) => \in4x_E1_reg_n_0_[68]\,
      Q(65) => \in4x_E1_reg_n_0_[67]\,
      Q(64) => \in4x_E1_reg_n_0_[66]\,
      Q(63) => \in4x_E1_reg_n_0_[65]\,
      Q(62) => \in4x_E1_reg_n_0_[64]\,
      Q(61) => \in4x_E1_reg_n_0_[63]\,
      Q(60) => \in4x_E1_reg_n_0_[62]\,
      Q(59) => \in4x_E1_reg_n_0_[61]\,
      Q(58) => \in4x_E1_reg_n_0_[60]\,
      Q(57) => \in4x_E1_reg_n_0_[59]\,
      Q(56) => \in4x_E1_reg_n_0_[58]\,
      Q(55) => \in4x_E1_reg_n_0_[57]\,
      Q(54) => \in4x_E1_reg_n_0_[56]\,
      Q(53) => \in4x_E1_reg_n_0_[55]\,
      Q(52) => \in4x_E1_reg_n_0_[54]\,
      Q(51) => \in4x_E1_reg_n_0_[53]\,
      Q(50) => \in4x_E1_reg_n_0_[52]\,
      Q(49) => \in4x_E1_reg_n_0_[51]\,
      Q(48) => \in4x_E1_reg_n_0_[50]\,
      Q(47) => \in4x_E1_reg_n_0_[49]\,
      Q(46) => \in4x_E1_reg_n_0_[48]\,
      Q(45) => \in4x_E1_reg_n_0_[47]\,
      Q(44) => \in4x_E1_reg_n_0_[46]\,
      Q(43) => \in4x_E1_reg_n_0_[45]\,
      Q(42) => \in4x_E1_reg_n_0_[44]\,
      Q(41) => \in4x_E1_reg_n_0_[43]\,
      Q(40) => \in4x_E1_reg_n_0_[42]\,
      Q(39) => \in4x_E1_reg_n_0_[41]\,
      Q(38) => \in4x_E1_reg_n_0_[40]\,
      Q(37) => \in4x_E1_reg_n_0_[39]\,
      Q(36) => \in4x_E1_reg_n_0_[38]\,
      Q(35) => \in4x_E1_reg_n_0_[37]\,
      Q(34) => \in4x_E1_reg_n_0_[36]\,
      Q(33) => \in4x_E1_reg_n_0_[35]\,
      Q(32) => \in4x_E1_reg_n_0_[34]\,
      Q(31) => \in4x_E1_reg_n_0_[33]\,
      Q(30) => \in4x_E1_reg_n_0_[32]\,
      Q(29) => \in4x_E1_reg_n_0_[31]\,
      Q(28) => \in4x_E1_reg_n_0_[30]\,
      Q(27) => \in4x_E1_reg_n_0_[29]\,
      Q(26) => \in4x_E1_reg_n_0_[28]\,
      Q(25) => \in4x_E1_reg_n_0_[27]\,
      Q(24) => \in4x_E1_reg_n_0_[26]\,
      Q(23) => \in4x_E1_reg_n_0_[25]\,
      Q(22) => \in4x_E1_reg_n_0_[24]\,
      Q(21) => \in4x_E1_reg_n_0_[23]\,
      Q(20) => \in4x_E1_reg_n_0_[22]\,
      Q(19) => \in4x_E1_reg_n_0_[21]\,
      Q(18) => \in4x_E1_reg_n_0_[20]\,
      Q(17) => \in4x_E1_reg_n_0_[19]\,
      Q(16) => \in4x_E1_reg_n_0_[18]\,
      Q(15) => \in4x_E1_reg_n_0_[17]\,
      Q(14) => \in4x_E1_reg_n_0_[16]\,
      Q(13) => \in4x_E1_reg_n_0_[15]\,
      Q(12) => \in4x_E1_reg_n_0_[14]\,
      Q(11) => \in4x_E1_reg_n_0_[13]\,
      Q(10) => \in4x_E1_reg_n_0_[12]\,
      Q(9) => \in4x_E1_reg_n_0_[11]\,
      Q(8) => \in4x_E1_reg_n_0_[10]\,
      Q(7) => \in4x_E1_reg_n_0_[9]\,
      Q(6) => \in4x_E1_reg_n_0_[8]\,
      Q(5) => \in4x_E1_reg_n_0_[7]\,
      Q(4) => \in4x_E1_reg_n_0_[6]\,
      Q(3) => \in4x_E1_reg_n_0_[5]\,
      Q(2) => \in4x_E1_reg_n_0_[4]\,
      Q(1) => \in4x_E1_reg_n_0_[3]\,
      Q(0) => \in4x_E1_reg_n_0_[2]\,
      \result_E1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge
     port map (
      D(15 downto 0) => in_DDR_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[73]\,
      Q(68) => \in4x_A1_reg_n_0_[72]\,
      Q(67) => \in4x_A1_reg_n_0_[71]\,
      Q(66) => \in4x_A1_reg_n_0_[70]\,
      Q(65) => \in4x_A1_reg_n_0_[69]\,
      Q(64) => \in4x_A1_reg_n_0_[68]\,
      Q(63) => \in4x_A1_reg_n_0_[67]\,
      Q(62) => \in4x_A1_reg_n_0_[66]\,
      Q(61) => \in4x_A1_reg_n_0_[65]\,
      Q(60) => \in4x_A1_reg_n_0_[64]\,
      Q(59) => \in4x_A1_reg_n_0_[63]\,
      Q(58) => \in4x_A1_reg_n_0_[62]\,
      Q(57) => \in4x_A1_reg_n_0_[61]\,
      Q(56) => \in4x_A1_reg_n_0_[60]\,
      Q(55) => \in4x_A1_reg_n_0_[59]\,
      Q(54) => \in4x_A1_reg_n_0_[58]\,
      Q(53) => \in4x_A1_reg_n_0_[57]\,
      Q(52) => \in4x_A1_reg_n_0_[56]\,
      Q(51) => \in4x_A1_reg_n_0_[55]\,
      Q(50) => \in4x_A1_reg_n_0_[54]\,
      Q(49) => \in4x_A1_reg_n_0_[53]\,
      Q(48) => \in4x_A1_reg_n_0_[52]\,
      Q(47) => \in4x_A1_reg_n_0_[51]\,
      Q(46) => \in4x_A1_reg_n_0_[50]\,
      Q(45) => \in4x_A1_reg_n_0_[49]\,
      Q(44) => \in4x_A1_reg_n_0_[48]\,
      Q(43) => \in4x_A1_reg_n_0_[47]\,
      Q(42) => \in4x_A1_reg_n_0_[46]\,
      Q(41) => \in4x_A1_reg_n_0_[45]\,
      Q(40) => \in4x_A1_reg_n_0_[44]\,
      Q(39) => \in4x_A1_reg_n_0_[43]\,
      Q(38) => \in4x_A1_reg_n_0_[42]\,
      Q(37) => \in4x_A1_reg_n_0_[41]\,
      Q(36) => \in4x_A1_reg_n_0_[40]\,
      Q(35) => \in4x_A1_reg_n_0_[39]\,
      Q(34) => \in4x_A1_reg_n_0_[38]\,
      Q(33) => \in4x_A1_reg_n_0_[37]\,
      Q(32) => \in4x_A1_reg_n_0_[36]\,
      Q(31) => \in4x_A1_reg_n_0_[35]\,
      Q(30) => \in4x_A1_reg_n_0_[34]\,
      Q(29) => \in4x_A1_reg_n_0_[33]\,
      Q(28) => \in4x_A1_reg_n_0_[32]\,
      Q(27) => \in4x_A1_reg_n_0_[31]\,
      Q(26) => \in4x_A1_reg_n_0_[30]\,
      Q(25) => \in4x_A1_reg_n_0_[29]\,
      Q(24) => \in4x_A1_reg_n_0_[28]\,
      Q(23) => \in4x_A1_reg_n_0_[27]\,
      Q(22) => \in4x_A1_reg_n_0_[26]\,
      Q(21) => \in4x_A1_reg_n_0_[25]\,
      Q(20) => \in4x_A1_reg_n_0_[24]\,
      Q(19) => \in4x_A1_reg_n_0_[23]\,
      Q(18) => \in4x_A1_reg_n_0_[22]\,
      Q(17) => \in4x_A1_reg_n_0_[21]\,
      Q(16) => \in4x_A1_reg_n_0_[20]\,
      Q(15) => \in4x_A1_reg_n_0_[19]\,
      Q(14) => \in4x_A1_reg_n_0_[18]\,
      Q(13) => \in4x_A1_reg_n_0_[17]\,
      Q(12) => \in4x_A1_reg_n_0_[16]\,
      Q(11) => \in4x_A1_reg_n_0_[15]\,
      Q(10) => \in4x_A1_reg_n_0_[14]\,
      Q(9) => \in4x_A1_reg_n_0_[13]\,
      Q(8) => \in4x_A1_reg_n_0_[12]\,
      Q(7) => \in4x_A1_reg_n_0_[11]\,
      Q(6) => \in4x_A1_reg_n_0_[10]\,
      Q(5) => \in4x_A1_reg_n_0_[9]\,
      Q(4) => \in4x_A1_reg_n_0_[8]\,
      Q(3) => \in4x_A1_reg_n_0_[7]\,
      Q(2) => \in4x_A1_reg_n_0_[6]\,
      Q(1) => \in4x_A1_reg_n_0_[5]\,
      Q(0) => \in4x_A1_reg_n_0_[4]\,
      \result_DDR_A1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_A1_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_DDR_A1_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_DDR_A1_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_rising_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31
     port map (
      D(15 downto 0) => in_DDR_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[73]\,
      Q(68) => \in4x_E2_reg_n_0_[72]\,
      Q(67) => \in4x_E2_reg_n_0_[71]\,
      Q(66) => \in4x_E2_reg_n_0_[70]\,
      Q(65) => \in4x_E2_reg_n_0_[69]\,
      Q(64) => \in4x_E2_reg_n_0_[68]\,
      Q(63) => \in4x_E2_reg_n_0_[67]\,
      Q(62) => \in4x_E2_reg_n_0_[66]\,
      Q(61) => \in4x_E2_reg_n_0_[65]\,
      Q(60) => \in4x_E2_reg_n_0_[64]\,
      Q(59) => \in4x_E2_reg_n_0_[63]\,
      Q(58) => \in4x_E2_reg_n_0_[62]\,
      Q(57) => \in4x_E2_reg_n_0_[61]\,
      Q(56) => \in4x_E2_reg_n_0_[60]\,
      Q(55) => \in4x_E2_reg_n_0_[59]\,
      Q(54) => \in4x_E2_reg_n_0_[58]\,
      Q(53) => \in4x_E2_reg_n_0_[57]\,
      Q(52) => \in4x_E2_reg_n_0_[56]\,
      Q(51) => \in4x_E2_reg_n_0_[55]\,
      Q(50) => \in4x_E2_reg_n_0_[54]\,
      Q(49) => \in4x_E2_reg_n_0_[53]\,
      Q(48) => \in4x_E2_reg_n_0_[52]\,
      Q(47) => \in4x_E2_reg_n_0_[51]\,
      Q(46) => \in4x_E2_reg_n_0_[50]\,
      Q(45) => \in4x_E2_reg_n_0_[49]\,
      Q(44) => \in4x_E2_reg_n_0_[48]\,
      Q(43) => \in4x_E2_reg_n_0_[47]\,
      Q(42) => \in4x_E2_reg_n_0_[46]\,
      Q(41) => \in4x_E2_reg_n_0_[45]\,
      Q(40) => \in4x_E2_reg_n_0_[44]\,
      Q(39) => \in4x_E2_reg_n_0_[43]\,
      Q(38) => \in4x_E2_reg_n_0_[42]\,
      Q(37) => \in4x_E2_reg_n_0_[41]\,
      Q(36) => \in4x_E2_reg_n_0_[40]\,
      Q(35) => \in4x_E2_reg_n_0_[39]\,
      Q(34) => \in4x_E2_reg_n_0_[38]\,
      Q(33) => \in4x_E2_reg_n_0_[37]\,
      Q(32) => \in4x_E2_reg_n_0_[36]\,
      Q(31) => \in4x_E2_reg_n_0_[35]\,
      Q(30) => \in4x_E2_reg_n_0_[34]\,
      Q(29) => \in4x_E2_reg_n_0_[33]\,
      Q(28) => \in4x_E2_reg_n_0_[32]\,
      Q(27) => \in4x_E2_reg_n_0_[31]\,
      Q(26) => \in4x_E2_reg_n_0_[30]\,
      Q(25) => \in4x_E2_reg_n_0_[29]\,
      Q(24) => \in4x_E2_reg_n_0_[28]\,
      Q(23) => \in4x_E2_reg_n_0_[27]\,
      Q(22) => \in4x_E2_reg_n_0_[26]\,
      Q(21) => \in4x_E2_reg_n_0_[25]\,
      Q(20) => \in4x_E2_reg_n_0_[24]\,
      Q(19) => \in4x_E2_reg_n_0_[23]\,
      Q(18) => \in4x_E2_reg_n_0_[22]\,
      Q(17) => \in4x_E2_reg_n_0_[21]\,
      Q(16) => \in4x_E2_reg_n_0_[20]\,
      Q(15) => \in4x_E2_reg_n_0_[19]\,
      Q(14) => \in4x_E2_reg_n_0_[18]\,
      Q(13) => \in4x_E2_reg_n_0_[17]\,
      Q(12) => \in4x_E2_reg_n_0_[16]\,
      Q(11) => \in4x_E2_reg_n_0_[15]\,
      Q(10) => \in4x_E2_reg_n_0_[14]\,
      Q(9) => \in4x_E2_reg_n_0_[13]\,
      Q(8) => \in4x_E2_reg_n_0_[12]\,
      Q(7) => \in4x_E2_reg_n_0_[11]\,
      Q(6) => \in4x_E2_reg_n_0_[10]\,
      Q(5) => \in4x_E2_reg_n_0_[9]\,
      Q(4) => \in4x_E2_reg_n_0_[8]\,
      Q(3) => \in4x_E2_reg_n_0_[7]\,
      Q(2) => \in4x_E2_reg_n_0_[6]\,
      Q(1) => \in4x_E2_reg_n_0_[5]\,
      Q(0) => \in4x_E2_reg_n_0_[4]\,
      \result_DDR_E2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_E2_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_DDR_E2_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_DDR_E2_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
MISO_rising_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32
     port map (
      D(15 downto 0) => in_DDR_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[73]\,
      Q(68) => \in4x_F1_reg_n_0_[72]\,
      Q(67) => \in4x_F1_reg_n_0_[71]\,
      Q(66) => \in4x_F1_reg_n_0_[70]\,
      Q(65) => \in4x_F1_reg_n_0_[69]\,
      Q(64) => \in4x_F1_reg_n_0_[68]\,
      Q(63) => \in4x_F1_reg_n_0_[67]\,
      Q(62) => \in4x_F1_reg_n_0_[66]\,
      Q(61) => \in4x_F1_reg_n_0_[65]\,
      Q(60) => \in4x_F1_reg_n_0_[64]\,
      Q(59) => \in4x_F1_reg_n_0_[63]\,
      Q(58) => \in4x_F1_reg_n_0_[62]\,
      Q(57) => \in4x_F1_reg_n_0_[61]\,
      Q(56) => \in4x_F1_reg_n_0_[60]\,
      Q(55) => \in4x_F1_reg_n_0_[59]\,
      Q(54) => \in4x_F1_reg_n_0_[58]\,
      Q(53) => \in4x_F1_reg_n_0_[57]\,
      Q(52) => \in4x_F1_reg_n_0_[56]\,
      Q(51) => \in4x_F1_reg_n_0_[55]\,
      Q(50) => \in4x_F1_reg_n_0_[54]\,
      Q(49) => \in4x_F1_reg_n_0_[53]\,
      Q(48) => \in4x_F1_reg_n_0_[52]\,
      Q(47) => \in4x_F1_reg_n_0_[51]\,
      Q(46) => \in4x_F1_reg_n_0_[50]\,
      Q(45) => \in4x_F1_reg_n_0_[49]\,
      Q(44) => \in4x_F1_reg_n_0_[48]\,
      Q(43) => \in4x_F1_reg_n_0_[47]\,
      Q(42) => \in4x_F1_reg_n_0_[46]\,
      Q(41) => \in4x_F1_reg_n_0_[45]\,
      Q(40) => \in4x_F1_reg_n_0_[44]\,
      Q(39) => \in4x_F1_reg_n_0_[43]\,
      Q(38) => \in4x_F1_reg_n_0_[42]\,
      Q(37) => \in4x_F1_reg_n_0_[41]\,
      Q(36) => \in4x_F1_reg_n_0_[40]\,
      Q(35) => \in4x_F1_reg_n_0_[39]\,
      Q(34) => \in4x_F1_reg_n_0_[38]\,
      Q(33) => \in4x_F1_reg_n_0_[37]\,
      Q(32) => \in4x_F1_reg_n_0_[36]\,
      Q(31) => \in4x_F1_reg_n_0_[35]\,
      Q(30) => \in4x_F1_reg_n_0_[34]\,
      Q(29) => \in4x_F1_reg_n_0_[33]\,
      Q(28) => \in4x_F1_reg_n_0_[32]\,
      Q(27) => \in4x_F1_reg_n_0_[31]\,
      Q(26) => \in4x_F1_reg_n_0_[30]\,
      Q(25) => \in4x_F1_reg_n_0_[29]\,
      Q(24) => \in4x_F1_reg_n_0_[28]\,
      Q(23) => \in4x_F1_reg_n_0_[27]\,
      Q(22) => \in4x_F1_reg_n_0_[26]\,
      Q(21) => \in4x_F1_reg_n_0_[25]\,
      Q(20) => \in4x_F1_reg_n_0_[24]\,
      Q(19) => \in4x_F1_reg_n_0_[23]\,
      Q(18) => \in4x_F1_reg_n_0_[22]\,
      Q(17) => \in4x_F1_reg_n_0_[21]\,
      Q(16) => \in4x_F1_reg_n_0_[20]\,
      Q(15) => \in4x_F1_reg_n_0_[19]\,
      Q(14) => \in4x_F1_reg_n_0_[18]\,
      Q(13) => \in4x_F1_reg_n_0_[17]\,
      Q(12) => \in4x_F1_reg_n_0_[16]\,
      Q(11) => \in4x_F1_reg_n_0_[15]\,
      Q(10) => \in4x_F1_reg_n_0_[14]\,
      Q(9) => \in4x_F1_reg_n_0_[13]\,
      Q(8) => \in4x_F1_reg_n_0_[12]\,
      Q(7) => \in4x_F1_reg_n_0_[11]\,
      Q(6) => \in4x_F1_reg_n_0_[10]\,
      Q(5) => \in4x_F1_reg_n_0_[9]\,
      Q(4) => \in4x_F1_reg_n_0_[8]\,
      Q(3) => \in4x_F1_reg_n_0_[7]\,
      Q(2) => \in4x_F1_reg_n_0_[6]\,
      Q(1) => \in4x_F1_reg_n_0_[5]\,
      Q(0) => \in4x_F1_reg_n_0_[4]\,
      \result_DDR_F1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_DDR_F1_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_DDR_F1_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_rising_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33
     port map (
      D(15 downto 0) => in_DDR_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[73]\,
      Q(68) => \in4x_F2_reg_n_0_[72]\,
      Q(67) => \in4x_F2_reg_n_0_[71]\,
      Q(66) => \in4x_F2_reg_n_0_[70]\,
      Q(65) => \in4x_F2_reg_n_0_[69]\,
      Q(64) => \in4x_F2_reg_n_0_[68]\,
      Q(63) => \in4x_F2_reg_n_0_[67]\,
      Q(62) => \in4x_F2_reg_n_0_[66]\,
      Q(61) => \in4x_F2_reg_n_0_[65]\,
      Q(60) => \in4x_F2_reg_n_0_[64]\,
      Q(59) => \in4x_F2_reg_n_0_[63]\,
      Q(58) => \in4x_F2_reg_n_0_[62]\,
      Q(57) => \in4x_F2_reg_n_0_[61]\,
      Q(56) => \in4x_F2_reg_n_0_[60]\,
      Q(55) => \in4x_F2_reg_n_0_[59]\,
      Q(54) => \in4x_F2_reg_n_0_[58]\,
      Q(53) => \in4x_F2_reg_n_0_[57]\,
      Q(52) => \in4x_F2_reg_n_0_[56]\,
      Q(51) => \in4x_F2_reg_n_0_[55]\,
      Q(50) => \in4x_F2_reg_n_0_[54]\,
      Q(49) => \in4x_F2_reg_n_0_[53]\,
      Q(48) => \in4x_F2_reg_n_0_[52]\,
      Q(47) => \in4x_F2_reg_n_0_[51]\,
      Q(46) => \in4x_F2_reg_n_0_[50]\,
      Q(45) => \in4x_F2_reg_n_0_[49]\,
      Q(44) => \in4x_F2_reg_n_0_[48]\,
      Q(43) => \in4x_F2_reg_n_0_[47]\,
      Q(42) => \in4x_F2_reg_n_0_[46]\,
      Q(41) => \in4x_F2_reg_n_0_[45]\,
      Q(40) => \in4x_F2_reg_n_0_[44]\,
      Q(39) => \in4x_F2_reg_n_0_[43]\,
      Q(38) => \in4x_F2_reg_n_0_[42]\,
      Q(37) => \in4x_F2_reg_n_0_[41]\,
      Q(36) => \in4x_F2_reg_n_0_[40]\,
      Q(35) => \in4x_F2_reg_n_0_[39]\,
      Q(34) => \in4x_F2_reg_n_0_[38]\,
      Q(33) => \in4x_F2_reg_n_0_[37]\,
      Q(32) => \in4x_F2_reg_n_0_[36]\,
      Q(31) => \in4x_F2_reg_n_0_[35]\,
      Q(30) => \in4x_F2_reg_n_0_[34]\,
      Q(29) => \in4x_F2_reg_n_0_[33]\,
      Q(28) => \in4x_F2_reg_n_0_[32]\,
      Q(27) => \in4x_F2_reg_n_0_[31]\,
      Q(26) => \in4x_F2_reg_n_0_[30]\,
      Q(25) => \in4x_F2_reg_n_0_[29]\,
      Q(24) => \in4x_F2_reg_n_0_[28]\,
      Q(23) => \in4x_F2_reg_n_0_[27]\,
      Q(22) => \in4x_F2_reg_n_0_[26]\,
      Q(21) => \in4x_F2_reg_n_0_[25]\,
      Q(20) => \in4x_F2_reg_n_0_[24]\,
      Q(19) => \in4x_F2_reg_n_0_[23]\,
      Q(18) => \in4x_F2_reg_n_0_[22]\,
      Q(17) => \in4x_F2_reg_n_0_[21]\,
      Q(16) => \in4x_F2_reg_n_0_[20]\,
      Q(15) => \in4x_F2_reg_n_0_[19]\,
      Q(14) => \in4x_F2_reg_n_0_[18]\,
      Q(13) => \in4x_F2_reg_n_0_[17]\,
      Q(12) => \in4x_F2_reg_n_0_[16]\,
      Q(11) => \in4x_F2_reg_n_0_[15]\,
      Q(10) => \in4x_F2_reg_n_0_[14]\,
      Q(9) => \in4x_F2_reg_n_0_[13]\,
      Q(8) => \in4x_F2_reg_n_0_[12]\,
      Q(7) => \in4x_F2_reg_n_0_[11]\,
      Q(6) => \in4x_F2_reg_n_0_[10]\,
      Q(5) => \in4x_F2_reg_n_0_[9]\,
      Q(4) => \in4x_F2_reg_n_0_[8]\,
      Q(3) => \in4x_F2_reg_n_0_[7]\,
      Q(2) => \in4x_F2_reg_n_0_[6]\,
      Q(1) => \in4x_F2_reg_n_0_[5]\,
      Q(0) => \in4x_F2_reg_n_0_[4]\,
      \result_DDR_F2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 22),
      \result_DDR_F2_reg[15]\ => \result_DDR_F2_reg[15]_0\,
      \result_DDR_F2_reg[15]_0\ => \result_DDR_F2_reg[15]_1\
    );
MISO_rising_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34
     port map (
      D(15 downto 0) => in_DDR_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[73]\,
      Q(68) => \in4x_G1_reg_n_0_[72]\,
      Q(67) => \in4x_G1_reg_n_0_[71]\,
      Q(66) => \in4x_G1_reg_n_0_[70]\,
      Q(65) => \in4x_G1_reg_n_0_[69]\,
      Q(64) => \in4x_G1_reg_n_0_[68]\,
      Q(63) => \in4x_G1_reg_n_0_[67]\,
      Q(62) => \in4x_G1_reg_n_0_[66]\,
      Q(61) => \in4x_G1_reg_n_0_[65]\,
      Q(60) => \in4x_G1_reg_n_0_[64]\,
      Q(59) => \in4x_G1_reg_n_0_[63]\,
      Q(58) => \in4x_G1_reg_n_0_[62]\,
      Q(57) => \in4x_G1_reg_n_0_[61]\,
      Q(56) => \in4x_G1_reg_n_0_[60]\,
      Q(55) => \in4x_G1_reg_n_0_[59]\,
      Q(54) => \in4x_G1_reg_n_0_[58]\,
      Q(53) => \in4x_G1_reg_n_0_[57]\,
      Q(52) => \in4x_G1_reg_n_0_[56]\,
      Q(51) => \in4x_G1_reg_n_0_[55]\,
      Q(50) => \in4x_G1_reg_n_0_[54]\,
      Q(49) => \in4x_G1_reg_n_0_[53]\,
      Q(48) => \in4x_G1_reg_n_0_[52]\,
      Q(47) => \in4x_G1_reg_n_0_[51]\,
      Q(46) => \in4x_G1_reg_n_0_[50]\,
      Q(45) => \in4x_G1_reg_n_0_[49]\,
      Q(44) => \in4x_G1_reg_n_0_[48]\,
      Q(43) => \in4x_G1_reg_n_0_[47]\,
      Q(42) => \in4x_G1_reg_n_0_[46]\,
      Q(41) => \in4x_G1_reg_n_0_[45]\,
      Q(40) => \in4x_G1_reg_n_0_[44]\,
      Q(39) => \in4x_G1_reg_n_0_[43]\,
      Q(38) => \in4x_G1_reg_n_0_[42]\,
      Q(37) => \in4x_G1_reg_n_0_[41]\,
      Q(36) => \in4x_G1_reg_n_0_[40]\,
      Q(35) => \in4x_G1_reg_n_0_[39]\,
      Q(34) => \in4x_G1_reg_n_0_[38]\,
      Q(33) => \in4x_G1_reg_n_0_[37]\,
      Q(32) => \in4x_G1_reg_n_0_[36]\,
      Q(31) => \in4x_G1_reg_n_0_[35]\,
      Q(30) => \in4x_G1_reg_n_0_[34]\,
      Q(29) => \in4x_G1_reg_n_0_[33]\,
      Q(28) => \in4x_G1_reg_n_0_[32]\,
      Q(27) => \in4x_G1_reg_n_0_[31]\,
      Q(26) => \in4x_G1_reg_n_0_[30]\,
      Q(25) => \in4x_G1_reg_n_0_[29]\,
      Q(24) => \in4x_G1_reg_n_0_[28]\,
      Q(23) => \in4x_G1_reg_n_0_[27]\,
      Q(22) => \in4x_G1_reg_n_0_[26]\,
      Q(21) => \in4x_G1_reg_n_0_[25]\,
      Q(20) => \in4x_G1_reg_n_0_[24]\,
      Q(19) => \in4x_G1_reg_n_0_[23]\,
      Q(18) => \in4x_G1_reg_n_0_[22]\,
      Q(17) => \in4x_G1_reg_n_0_[21]\,
      Q(16) => \in4x_G1_reg_n_0_[20]\,
      Q(15) => \in4x_G1_reg_n_0_[19]\,
      Q(14) => \in4x_G1_reg_n_0_[18]\,
      Q(13) => \in4x_G1_reg_n_0_[17]\,
      Q(12) => \in4x_G1_reg_n_0_[16]\,
      Q(11) => \in4x_G1_reg_n_0_[15]\,
      Q(10) => \in4x_G1_reg_n_0_[14]\,
      Q(9) => \in4x_G1_reg_n_0_[13]\,
      Q(8) => \in4x_G1_reg_n_0_[12]\,
      Q(7) => \in4x_G1_reg_n_0_[11]\,
      Q(6) => \in4x_G1_reg_n_0_[10]\,
      Q(5) => \in4x_G1_reg_n_0_[9]\,
      Q(4) => \in4x_G1_reg_n_0_[8]\,
      Q(3) => \in4x_G1_reg_n_0_[7]\,
      Q(2) => \in4x_G1_reg_n_0_[6]\,
      Q(1) => \in4x_G1_reg_n_0_[5]\,
      Q(0) => \in4x_G1_reg_n_0_[4]\,
      \result_DDR_G1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_G1_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_DDR_G1_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_DDR_G1_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_rising_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35
     port map (
      D(15 downto 0) => in_DDR_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[73]\,
      Q(68) => \in4x_G2_reg_n_0_[72]\,
      Q(67) => \in4x_G2_reg_n_0_[71]\,
      Q(66) => \in4x_G2_reg_n_0_[70]\,
      Q(65) => \in4x_G2_reg_n_0_[69]\,
      Q(64) => \in4x_G2_reg_n_0_[68]\,
      Q(63) => \in4x_G2_reg_n_0_[67]\,
      Q(62) => \in4x_G2_reg_n_0_[66]\,
      Q(61) => \in4x_G2_reg_n_0_[65]\,
      Q(60) => \in4x_G2_reg_n_0_[64]\,
      Q(59) => \in4x_G2_reg_n_0_[63]\,
      Q(58) => \in4x_G2_reg_n_0_[62]\,
      Q(57) => \in4x_G2_reg_n_0_[61]\,
      Q(56) => \in4x_G2_reg_n_0_[60]\,
      Q(55) => \in4x_G2_reg_n_0_[59]\,
      Q(54) => \in4x_G2_reg_n_0_[58]\,
      Q(53) => \in4x_G2_reg_n_0_[57]\,
      Q(52) => \in4x_G2_reg_n_0_[56]\,
      Q(51) => \in4x_G2_reg_n_0_[55]\,
      Q(50) => \in4x_G2_reg_n_0_[54]\,
      Q(49) => \in4x_G2_reg_n_0_[53]\,
      Q(48) => \in4x_G2_reg_n_0_[52]\,
      Q(47) => \in4x_G2_reg_n_0_[51]\,
      Q(46) => \in4x_G2_reg_n_0_[50]\,
      Q(45) => \in4x_G2_reg_n_0_[49]\,
      Q(44) => \in4x_G2_reg_n_0_[48]\,
      Q(43) => \in4x_G2_reg_n_0_[47]\,
      Q(42) => \in4x_G2_reg_n_0_[46]\,
      Q(41) => \in4x_G2_reg_n_0_[45]\,
      Q(40) => \in4x_G2_reg_n_0_[44]\,
      Q(39) => \in4x_G2_reg_n_0_[43]\,
      Q(38) => \in4x_G2_reg_n_0_[42]\,
      Q(37) => \in4x_G2_reg_n_0_[41]\,
      Q(36) => \in4x_G2_reg_n_0_[40]\,
      Q(35) => \in4x_G2_reg_n_0_[39]\,
      Q(34) => \in4x_G2_reg_n_0_[38]\,
      Q(33) => \in4x_G2_reg_n_0_[37]\,
      Q(32) => \in4x_G2_reg_n_0_[36]\,
      Q(31) => \in4x_G2_reg_n_0_[35]\,
      Q(30) => \in4x_G2_reg_n_0_[34]\,
      Q(29) => \in4x_G2_reg_n_0_[33]\,
      Q(28) => \in4x_G2_reg_n_0_[32]\,
      Q(27) => \in4x_G2_reg_n_0_[31]\,
      Q(26) => \in4x_G2_reg_n_0_[30]\,
      Q(25) => \in4x_G2_reg_n_0_[29]\,
      Q(24) => \in4x_G2_reg_n_0_[28]\,
      Q(23) => \in4x_G2_reg_n_0_[27]\,
      Q(22) => \in4x_G2_reg_n_0_[26]\,
      Q(21) => \in4x_G2_reg_n_0_[25]\,
      Q(20) => \in4x_G2_reg_n_0_[24]\,
      Q(19) => \in4x_G2_reg_n_0_[23]\,
      Q(18) => \in4x_G2_reg_n_0_[22]\,
      Q(17) => \in4x_G2_reg_n_0_[21]\,
      Q(16) => \in4x_G2_reg_n_0_[20]\,
      Q(15) => \in4x_G2_reg_n_0_[19]\,
      Q(14) => \in4x_G2_reg_n_0_[18]\,
      Q(13) => \in4x_G2_reg_n_0_[17]\,
      Q(12) => \in4x_G2_reg_n_0_[16]\,
      Q(11) => \in4x_G2_reg_n_0_[15]\,
      Q(10) => \in4x_G2_reg_n_0_[14]\,
      Q(9) => \in4x_G2_reg_n_0_[13]\,
      Q(8) => \in4x_G2_reg_n_0_[12]\,
      Q(7) => \in4x_G2_reg_n_0_[11]\,
      Q(6) => \in4x_G2_reg_n_0_[10]\,
      Q(5) => \in4x_G2_reg_n_0_[9]\,
      Q(4) => \in4x_G2_reg_n_0_[8]\,
      Q(3) => \in4x_G2_reg_n_0_[7]\,
      Q(2) => \in4x_G2_reg_n_0_[6]\,
      Q(1) => \in4x_G2_reg_n_0_[5]\,
      Q(0) => \in4x_G2_reg_n_0_[4]\,
      \result_DDR_G2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_G2_reg[15]\ => \result_DDR_G2_reg[15]_0\,
      \result_DDR_G2_reg[15]_0\ => \result_DDR_G2_reg[15]_1\,
      \result_DDR_G2_reg[1]\ => \result_DDR_O2_reg[11]_0\
    );
MISO_rising_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36
     port map (
      D(15 downto 0) => in_DDR_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[73]\,
      Q(68) => \in4x_H1_reg_n_0_[72]\,
      Q(67) => \in4x_H1_reg_n_0_[71]\,
      Q(66) => \in4x_H1_reg_n_0_[70]\,
      Q(65) => \in4x_H1_reg_n_0_[69]\,
      Q(64) => \in4x_H1_reg_n_0_[68]\,
      Q(63) => \in4x_H1_reg_n_0_[67]\,
      Q(62) => \in4x_H1_reg_n_0_[66]\,
      Q(61) => \in4x_H1_reg_n_0_[65]\,
      Q(60) => \in4x_H1_reg_n_0_[64]\,
      Q(59) => \in4x_H1_reg_n_0_[63]\,
      Q(58) => \in4x_H1_reg_n_0_[62]\,
      Q(57) => \in4x_H1_reg_n_0_[61]\,
      Q(56) => \in4x_H1_reg_n_0_[60]\,
      Q(55) => \in4x_H1_reg_n_0_[59]\,
      Q(54) => \in4x_H1_reg_n_0_[58]\,
      Q(53) => \in4x_H1_reg_n_0_[57]\,
      Q(52) => \in4x_H1_reg_n_0_[56]\,
      Q(51) => \in4x_H1_reg_n_0_[55]\,
      Q(50) => \in4x_H1_reg_n_0_[54]\,
      Q(49) => \in4x_H1_reg_n_0_[53]\,
      Q(48) => \in4x_H1_reg_n_0_[52]\,
      Q(47) => \in4x_H1_reg_n_0_[51]\,
      Q(46) => \in4x_H1_reg_n_0_[50]\,
      Q(45) => \in4x_H1_reg_n_0_[49]\,
      Q(44) => \in4x_H1_reg_n_0_[48]\,
      Q(43) => \in4x_H1_reg_n_0_[47]\,
      Q(42) => \in4x_H1_reg_n_0_[46]\,
      Q(41) => \in4x_H1_reg_n_0_[45]\,
      Q(40) => \in4x_H1_reg_n_0_[44]\,
      Q(39) => \in4x_H1_reg_n_0_[43]\,
      Q(38) => \in4x_H1_reg_n_0_[42]\,
      Q(37) => \in4x_H1_reg_n_0_[41]\,
      Q(36) => \in4x_H1_reg_n_0_[40]\,
      Q(35) => \in4x_H1_reg_n_0_[39]\,
      Q(34) => \in4x_H1_reg_n_0_[38]\,
      Q(33) => \in4x_H1_reg_n_0_[37]\,
      Q(32) => \in4x_H1_reg_n_0_[36]\,
      Q(31) => \in4x_H1_reg_n_0_[35]\,
      Q(30) => \in4x_H1_reg_n_0_[34]\,
      Q(29) => \in4x_H1_reg_n_0_[33]\,
      Q(28) => \in4x_H1_reg_n_0_[32]\,
      Q(27) => \in4x_H1_reg_n_0_[31]\,
      Q(26) => \in4x_H1_reg_n_0_[30]\,
      Q(25) => \in4x_H1_reg_n_0_[29]\,
      Q(24) => \in4x_H1_reg_n_0_[28]\,
      Q(23) => \in4x_H1_reg_n_0_[27]\,
      Q(22) => \in4x_H1_reg_n_0_[26]\,
      Q(21) => \in4x_H1_reg_n_0_[25]\,
      Q(20) => \in4x_H1_reg_n_0_[24]\,
      Q(19) => \in4x_H1_reg_n_0_[23]\,
      Q(18) => \in4x_H1_reg_n_0_[22]\,
      Q(17) => \in4x_H1_reg_n_0_[21]\,
      Q(16) => \in4x_H1_reg_n_0_[20]\,
      Q(15) => \in4x_H1_reg_n_0_[19]\,
      Q(14) => \in4x_H1_reg_n_0_[18]\,
      Q(13) => \in4x_H1_reg_n_0_[17]\,
      Q(12) => \in4x_H1_reg_n_0_[16]\,
      Q(11) => \in4x_H1_reg_n_0_[15]\,
      Q(10) => \in4x_H1_reg_n_0_[14]\,
      Q(9) => \in4x_H1_reg_n_0_[13]\,
      Q(8) => \in4x_H1_reg_n_0_[12]\,
      Q(7) => \in4x_H1_reg_n_0_[11]\,
      Q(6) => \in4x_H1_reg_n_0_[10]\,
      Q(5) => \in4x_H1_reg_n_0_[9]\,
      Q(4) => \in4x_H1_reg_n_0_[8]\,
      Q(3) => \in4x_H1_reg_n_0_[7]\,
      Q(2) => \in4x_H1_reg_n_0_[6]\,
      Q(1) => \in4x_H1_reg_n_0_[5]\,
      Q(0) => \in4x_H1_reg_n_0_[4]\,
      \result_DDR_H1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_DDR_H1_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_DDR_H1_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_rising_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37
     port map (
      D(15 downto 0) => in_DDR_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[73]\,
      Q(68) => \in4x_H2_reg_n_0_[72]\,
      Q(67) => \in4x_H2_reg_n_0_[71]\,
      Q(66) => \in4x_H2_reg_n_0_[70]\,
      Q(65) => \in4x_H2_reg_n_0_[69]\,
      Q(64) => \in4x_H2_reg_n_0_[68]\,
      Q(63) => \in4x_H2_reg_n_0_[67]\,
      Q(62) => \in4x_H2_reg_n_0_[66]\,
      Q(61) => \in4x_H2_reg_n_0_[65]\,
      Q(60) => \in4x_H2_reg_n_0_[64]\,
      Q(59) => \in4x_H2_reg_n_0_[63]\,
      Q(58) => \in4x_H2_reg_n_0_[62]\,
      Q(57) => \in4x_H2_reg_n_0_[61]\,
      Q(56) => \in4x_H2_reg_n_0_[60]\,
      Q(55) => \in4x_H2_reg_n_0_[59]\,
      Q(54) => \in4x_H2_reg_n_0_[58]\,
      Q(53) => \in4x_H2_reg_n_0_[57]\,
      Q(52) => \in4x_H2_reg_n_0_[56]\,
      Q(51) => \in4x_H2_reg_n_0_[55]\,
      Q(50) => \in4x_H2_reg_n_0_[54]\,
      Q(49) => \in4x_H2_reg_n_0_[53]\,
      Q(48) => \in4x_H2_reg_n_0_[52]\,
      Q(47) => \in4x_H2_reg_n_0_[51]\,
      Q(46) => \in4x_H2_reg_n_0_[50]\,
      Q(45) => \in4x_H2_reg_n_0_[49]\,
      Q(44) => \in4x_H2_reg_n_0_[48]\,
      Q(43) => \in4x_H2_reg_n_0_[47]\,
      Q(42) => \in4x_H2_reg_n_0_[46]\,
      Q(41) => \in4x_H2_reg_n_0_[45]\,
      Q(40) => \in4x_H2_reg_n_0_[44]\,
      Q(39) => \in4x_H2_reg_n_0_[43]\,
      Q(38) => \in4x_H2_reg_n_0_[42]\,
      Q(37) => \in4x_H2_reg_n_0_[41]\,
      Q(36) => \in4x_H2_reg_n_0_[40]\,
      Q(35) => \in4x_H2_reg_n_0_[39]\,
      Q(34) => \in4x_H2_reg_n_0_[38]\,
      Q(33) => \in4x_H2_reg_n_0_[37]\,
      Q(32) => \in4x_H2_reg_n_0_[36]\,
      Q(31) => \in4x_H2_reg_n_0_[35]\,
      Q(30) => \in4x_H2_reg_n_0_[34]\,
      Q(29) => \in4x_H2_reg_n_0_[33]\,
      Q(28) => \in4x_H2_reg_n_0_[32]\,
      Q(27) => \in4x_H2_reg_n_0_[31]\,
      Q(26) => \in4x_H2_reg_n_0_[30]\,
      Q(25) => \in4x_H2_reg_n_0_[29]\,
      Q(24) => \in4x_H2_reg_n_0_[28]\,
      Q(23) => \in4x_H2_reg_n_0_[27]\,
      Q(22) => \in4x_H2_reg_n_0_[26]\,
      Q(21) => \in4x_H2_reg_n_0_[25]\,
      Q(20) => \in4x_H2_reg_n_0_[24]\,
      Q(19) => \in4x_H2_reg_n_0_[23]\,
      Q(18) => \in4x_H2_reg_n_0_[22]\,
      Q(17) => \in4x_H2_reg_n_0_[21]\,
      Q(16) => \in4x_H2_reg_n_0_[20]\,
      Q(15) => \in4x_H2_reg_n_0_[19]\,
      Q(14) => \in4x_H2_reg_n_0_[18]\,
      Q(13) => \in4x_H2_reg_n_0_[17]\,
      Q(12) => \in4x_H2_reg_n_0_[16]\,
      Q(11) => \in4x_H2_reg_n_0_[15]\,
      Q(10) => \in4x_H2_reg_n_0_[14]\,
      Q(9) => \in4x_H2_reg_n_0_[13]\,
      Q(8) => \in4x_H2_reg_n_0_[12]\,
      Q(7) => \in4x_H2_reg_n_0_[11]\,
      Q(6) => \in4x_H2_reg_n_0_[10]\,
      Q(5) => \in4x_H2_reg_n_0_[9]\,
      Q(4) => \in4x_H2_reg_n_0_[8]\,
      Q(3) => \in4x_H2_reg_n_0_[7]\,
      Q(2) => \in4x_H2_reg_n_0_[6]\,
      Q(1) => \in4x_H2_reg_n_0_[5]\,
      Q(0) => \in4x_H2_reg_n_0_[4]\,
      \result_DDR_H2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 30),
      \result_DDR_H2_reg[15]\ => \result_DDR_H2_reg[15]_0\,
      \result_DDR_H2_reg[15]_0\ => \result_DDR_H2_reg[15]_1\
    );
MISO_rising_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38
     port map (
      D(15 downto 0) => in_DDR_I1(15 downto 0),
      Q(69) => \in4x_I1_reg_n_0_[73]\,
      Q(68) => \in4x_I1_reg_n_0_[72]\,
      Q(67) => \in4x_I1_reg_n_0_[71]\,
      Q(66) => \in4x_I1_reg_n_0_[70]\,
      Q(65) => \in4x_I1_reg_n_0_[69]\,
      Q(64) => \in4x_I1_reg_n_0_[68]\,
      Q(63) => \in4x_I1_reg_n_0_[67]\,
      Q(62) => \in4x_I1_reg_n_0_[66]\,
      Q(61) => \in4x_I1_reg_n_0_[65]\,
      Q(60) => \in4x_I1_reg_n_0_[64]\,
      Q(59) => \in4x_I1_reg_n_0_[63]\,
      Q(58) => \in4x_I1_reg_n_0_[62]\,
      Q(57) => \in4x_I1_reg_n_0_[61]\,
      Q(56) => \in4x_I1_reg_n_0_[60]\,
      Q(55) => \in4x_I1_reg_n_0_[59]\,
      Q(54) => \in4x_I1_reg_n_0_[58]\,
      Q(53) => \in4x_I1_reg_n_0_[57]\,
      Q(52) => \in4x_I1_reg_n_0_[56]\,
      Q(51) => \in4x_I1_reg_n_0_[55]\,
      Q(50) => \in4x_I1_reg_n_0_[54]\,
      Q(49) => \in4x_I1_reg_n_0_[53]\,
      Q(48) => \in4x_I1_reg_n_0_[52]\,
      Q(47) => \in4x_I1_reg_n_0_[51]\,
      Q(46) => \in4x_I1_reg_n_0_[50]\,
      Q(45) => \in4x_I1_reg_n_0_[49]\,
      Q(44) => \in4x_I1_reg_n_0_[48]\,
      Q(43) => \in4x_I1_reg_n_0_[47]\,
      Q(42) => \in4x_I1_reg_n_0_[46]\,
      Q(41) => \in4x_I1_reg_n_0_[45]\,
      Q(40) => \in4x_I1_reg_n_0_[44]\,
      Q(39) => \in4x_I1_reg_n_0_[43]\,
      Q(38) => \in4x_I1_reg_n_0_[42]\,
      Q(37) => \in4x_I1_reg_n_0_[41]\,
      Q(36) => \in4x_I1_reg_n_0_[40]\,
      Q(35) => \in4x_I1_reg_n_0_[39]\,
      Q(34) => \in4x_I1_reg_n_0_[38]\,
      Q(33) => \in4x_I1_reg_n_0_[37]\,
      Q(32) => \in4x_I1_reg_n_0_[36]\,
      Q(31) => \in4x_I1_reg_n_0_[35]\,
      Q(30) => \in4x_I1_reg_n_0_[34]\,
      Q(29) => \in4x_I1_reg_n_0_[33]\,
      Q(28) => \in4x_I1_reg_n_0_[32]\,
      Q(27) => \in4x_I1_reg_n_0_[31]\,
      Q(26) => \in4x_I1_reg_n_0_[30]\,
      Q(25) => \in4x_I1_reg_n_0_[29]\,
      Q(24) => \in4x_I1_reg_n_0_[28]\,
      Q(23) => \in4x_I1_reg_n_0_[27]\,
      Q(22) => \in4x_I1_reg_n_0_[26]\,
      Q(21) => \in4x_I1_reg_n_0_[25]\,
      Q(20) => \in4x_I1_reg_n_0_[24]\,
      Q(19) => \in4x_I1_reg_n_0_[23]\,
      Q(18) => \in4x_I1_reg_n_0_[22]\,
      Q(17) => \in4x_I1_reg_n_0_[21]\,
      Q(16) => \in4x_I1_reg_n_0_[20]\,
      Q(15) => \in4x_I1_reg_n_0_[19]\,
      Q(14) => \in4x_I1_reg_n_0_[18]\,
      Q(13) => \in4x_I1_reg_n_0_[17]\,
      Q(12) => \in4x_I1_reg_n_0_[16]\,
      Q(11) => \in4x_I1_reg_n_0_[15]\,
      Q(10) => \in4x_I1_reg_n_0_[14]\,
      Q(9) => \in4x_I1_reg_n_0_[13]\,
      Q(8) => \in4x_I1_reg_n_0_[12]\,
      Q(7) => \in4x_I1_reg_n_0_[11]\,
      Q(6) => \in4x_I1_reg_n_0_[10]\,
      Q(5) => \in4x_I1_reg_n_0_[9]\,
      Q(4) => \in4x_I1_reg_n_0_[8]\,
      Q(3) => \in4x_I1_reg_n_0_[7]\,
      Q(2) => \in4x_I1_reg_n_0_[6]\,
      Q(1) => \in4x_I1_reg_n_0_[5]\,
      Q(0) => \in4x_I1_reg_n_0_[4]\,
      \result_DDR_I1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_I1_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_DDR_I1_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_DDR_I1_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_DDR_I1_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_rising_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39
     port map (
      D(15 downto 0) => in_DDR_I2(15 downto 0),
      Q(69) => \in4x_I2_reg_n_0_[73]\,
      Q(68) => \in4x_I2_reg_n_0_[72]\,
      Q(67) => \in4x_I2_reg_n_0_[71]\,
      Q(66) => \in4x_I2_reg_n_0_[70]\,
      Q(65) => \in4x_I2_reg_n_0_[69]\,
      Q(64) => \in4x_I2_reg_n_0_[68]\,
      Q(63) => \in4x_I2_reg_n_0_[67]\,
      Q(62) => \in4x_I2_reg_n_0_[66]\,
      Q(61) => \in4x_I2_reg_n_0_[65]\,
      Q(60) => \in4x_I2_reg_n_0_[64]\,
      Q(59) => \in4x_I2_reg_n_0_[63]\,
      Q(58) => \in4x_I2_reg_n_0_[62]\,
      Q(57) => \in4x_I2_reg_n_0_[61]\,
      Q(56) => \in4x_I2_reg_n_0_[60]\,
      Q(55) => \in4x_I2_reg_n_0_[59]\,
      Q(54) => \in4x_I2_reg_n_0_[58]\,
      Q(53) => \in4x_I2_reg_n_0_[57]\,
      Q(52) => \in4x_I2_reg_n_0_[56]\,
      Q(51) => \in4x_I2_reg_n_0_[55]\,
      Q(50) => \in4x_I2_reg_n_0_[54]\,
      Q(49) => \in4x_I2_reg_n_0_[53]\,
      Q(48) => \in4x_I2_reg_n_0_[52]\,
      Q(47) => \in4x_I2_reg_n_0_[51]\,
      Q(46) => \in4x_I2_reg_n_0_[50]\,
      Q(45) => \in4x_I2_reg_n_0_[49]\,
      Q(44) => \in4x_I2_reg_n_0_[48]\,
      Q(43) => \in4x_I2_reg_n_0_[47]\,
      Q(42) => \in4x_I2_reg_n_0_[46]\,
      Q(41) => \in4x_I2_reg_n_0_[45]\,
      Q(40) => \in4x_I2_reg_n_0_[44]\,
      Q(39) => \in4x_I2_reg_n_0_[43]\,
      Q(38) => \in4x_I2_reg_n_0_[42]\,
      Q(37) => \in4x_I2_reg_n_0_[41]\,
      Q(36) => \in4x_I2_reg_n_0_[40]\,
      Q(35) => \in4x_I2_reg_n_0_[39]\,
      Q(34) => \in4x_I2_reg_n_0_[38]\,
      Q(33) => \in4x_I2_reg_n_0_[37]\,
      Q(32) => \in4x_I2_reg_n_0_[36]\,
      Q(31) => \in4x_I2_reg_n_0_[35]\,
      Q(30) => \in4x_I2_reg_n_0_[34]\,
      Q(29) => \in4x_I2_reg_n_0_[33]\,
      Q(28) => \in4x_I2_reg_n_0_[32]\,
      Q(27) => \in4x_I2_reg_n_0_[31]\,
      Q(26) => \in4x_I2_reg_n_0_[30]\,
      Q(25) => \in4x_I2_reg_n_0_[29]\,
      Q(24) => \in4x_I2_reg_n_0_[28]\,
      Q(23) => \in4x_I2_reg_n_0_[27]\,
      Q(22) => \in4x_I2_reg_n_0_[26]\,
      Q(21) => \in4x_I2_reg_n_0_[25]\,
      Q(20) => \in4x_I2_reg_n_0_[24]\,
      Q(19) => \in4x_I2_reg_n_0_[23]\,
      Q(18) => \in4x_I2_reg_n_0_[22]\,
      Q(17) => \in4x_I2_reg_n_0_[21]\,
      Q(16) => \in4x_I2_reg_n_0_[20]\,
      Q(15) => \in4x_I2_reg_n_0_[19]\,
      Q(14) => \in4x_I2_reg_n_0_[18]\,
      Q(13) => \in4x_I2_reg_n_0_[17]\,
      Q(12) => \in4x_I2_reg_n_0_[16]\,
      Q(11) => \in4x_I2_reg_n_0_[15]\,
      Q(10) => \in4x_I2_reg_n_0_[14]\,
      Q(9) => \in4x_I2_reg_n_0_[13]\,
      Q(8) => \in4x_I2_reg_n_0_[12]\,
      Q(7) => \in4x_I2_reg_n_0_[11]\,
      Q(6) => \in4x_I2_reg_n_0_[10]\,
      Q(5) => \in4x_I2_reg_n_0_[9]\,
      Q(4) => \in4x_I2_reg_n_0_[8]\,
      Q(3) => \in4x_I2_reg_n_0_[7]\,
      Q(2) => \in4x_I2_reg_n_0_[6]\,
      Q(1) => \in4x_I2_reg_n_0_[5]\,
      Q(0) => \in4x_I2_reg_n_0_[4]\,
      \result_DDR_I2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_I2_reg[11]\ => \result_DDR_A2_reg[1]_0\,
      \result_DDR_I2_reg[15]\ => \result_DDR_I2_reg[15]_0\,
      \result_DDR_I2_reg[15]_0\ => \result_DDR_I2_reg[15]_1\,
      \result_DDR_I2_reg[1]\ => \result_DDR_I2_reg[1]_0\
    );
MISO_rising_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40
     port map (
      D(15 downto 0) => in_DDR_J1(15 downto 0),
      Q(69) => \in4x_J1_reg_n_0_[73]\,
      Q(68) => \in4x_J1_reg_n_0_[72]\,
      Q(67) => \in4x_J1_reg_n_0_[71]\,
      Q(66) => \in4x_J1_reg_n_0_[70]\,
      Q(65) => \in4x_J1_reg_n_0_[69]\,
      Q(64) => \in4x_J1_reg_n_0_[68]\,
      Q(63) => \in4x_J1_reg_n_0_[67]\,
      Q(62) => \in4x_J1_reg_n_0_[66]\,
      Q(61) => \in4x_J1_reg_n_0_[65]\,
      Q(60) => \in4x_J1_reg_n_0_[64]\,
      Q(59) => \in4x_J1_reg_n_0_[63]\,
      Q(58) => \in4x_J1_reg_n_0_[62]\,
      Q(57) => \in4x_J1_reg_n_0_[61]\,
      Q(56) => \in4x_J1_reg_n_0_[60]\,
      Q(55) => \in4x_J1_reg_n_0_[59]\,
      Q(54) => \in4x_J1_reg_n_0_[58]\,
      Q(53) => \in4x_J1_reg_n_0_[57]\,
      Q(52) => \in4x_J1_reg_n_0_[56]\,
      Q(51) => \in4x_J1_reg_n_0_[55]\,
      Q(50) => \in4x_J1_reg_n_0_[54]\,
      Q(49) => \in4x_J1_reg_n_0_[53]\,
      Q(48) => \in4x_J1_reg_n_0_[52]\,
      Q(47) => \in4x_J1_reg_n_0_[51]\,
      Q(46) => \in4x_J1_reg_n_0_[50]\,
      Q(45) => \in4x_J1_reg_n_0_[49]\,
      Q(44) => \in4x_J1_reg_n_0_[48]\,
      Q(43) => \in4x_J1_reg_n_0_[47]\,
      Q(42) => \in4x_J1_reg_n_0_[46]\,
      Q(41) => \in4x_J1_reg_n_0_[45]\,
      Q(40) => \in4x_J1_reg_n_0_[44]\,
      Q(39) => \in4x_J1_reg_n_0_[43]\,
      Q(38) => \in4x_J1_reg_n_0_[42]\,
      Q(37) => \in4x_J1_reg_n_0_[41]\,
      Q(36) => \in4x_J1_reg_n_0_[40]\,
      Q(35) => \in4x_J1_reg_n_0_[39]\,
      Q(34) => \in4x_J1_reg_n_0_[38]\,
      Q(33) => \in4x_J1_reg_n_0_[37]\,
      Q(32) => \in4x_J1_reg_n_0_[36]\,
      Q(31) => \in4x_J1_reg_n_0_[35]\,
      Q(30) => \in4x_J1_reg_n_0_[34]\,
      Q(29) => \in4x_J1_reg_n_0_[33]\,
      Q(28) => \in4x_J1_reg_n_0_[32]\,
      Q(27) => \in4x_J1_reg_n_0_[31]\,
      Q(26) => \in4x_J1_reg_n_0_[30]\,
      Q(25) => \in4x_J1_reg_n_0_[29]\,
      Q(24) => \in4x_J1_reg_n_0_[28]\,
      Q(23) => \in4x_J1_reg_n_0_[27]\,
      Q(22) => \in4x_J1_reg_n_0_[26]\,
      Q(21) => \in4x_J1_reg_n_0_[25]\,
      Q(20) => \in4x_J1_reg_n_0_[24]\,
      Q(19) => \in4x_J1_reg_n_0_[23]\,
      Q(18) => \in4x_J1_reg_n_0_[22]\,
      Q(17) => \in4x_J1_reg_n_0_[21]\,
      Q(16) => \in4x_J1_reg_n_0_[20]\,
      Q(15) => \in4x_J1_reg_n_0_[19]\,
      Q(14) => \in4x_J1_reg_n_0_[18]\,
      Q(13) => \in4x_J1_reg_n_0_[17]\,
      Q(12) => \in4x_J1_reg_n_0_[16]\,
      Q(11) => \in4x_J1_reg_n_0_[15]\,
      Q(10) => \in4x_J1_reg_n_0_[14]\,
      Q(9) => \in4x_J1_reg_n_0_[13]\,
      Q(8) => \in4x_J1_reg_n_0_[12]\,
      Q(7) => \in4x_J1_reg_n_0_[11]\,
      Q(6) => \in4x_J1_reg_n_0_[10]\,
      Q(5) => \in4x_J1_reg_n_0_[9]\,
      Q(4) => \in4x_J1_reg_n_0_[8]\,
      Q(3) => \in4x_J1_reg_n_0_[7]\,
      Q(2) => \in4x_J1_reg_n_0_[6]\,
      Q(1) => \in4x_J1_reg_n_0_[5]\,
      Q(0) => \in4x_J1_reg_n_0_[4]\,
      \result_DDR_J1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_DDR_J1_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_DDR_J1_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_DDR_J1_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_rising_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41
     port map (
      D(15 downto 0) => in_DDR_A2(15 downto 0),
      Q(69) => \in4x_A2_reg_n_0_[73]\,
      Q(68) => \in4x_A2_reg_n_0_[72]\,
      Q(67) => \in4x_A2_reg_n_0_[71]\,
      Q(66) => \in4x_A2_reg_n_0_[70]\,
      Q(65) => \in4x_A2_reg_n_0_[69]\,
      Q(64) => \in4x_A2_reg_n_0_[68]\,
      Q(63) => \in4x_A2_reg_n_0_[67]\,
      Q(62) => \in4x_A2_reg_n_0_[66]\,
      Q(61) => \in4x_A2_reg_n_0_[65]\,
      Q(60) => \in4x_A2_reg_n_0_[64]\,
      Q(59) => \in4x_A2_reg_n_0_[63]\,
      Q(58) => \in4x_A2_reg_n_0_[62]\,
      Q(57) => \in4x_A2_reg_n_0_[61]\,
      Q(56) => \in4x_A2_reg_n_0_[60]\,
      Q(55) => \in4x_A2_reg_n_0_[59]\,
      Q(54) => \in4x_A2_reg_n_0_[58]\,
      Q(53) => \in4x_A2_reg_n_0_[57]\,
      Q(52) => \in4x_A2_reg_n_0_[56]\,
      Q(51) => \in4x_A2_reg_n_0_[55]\,
      Q(50) => \in4x_A2_reg_n_0_[54]\,
      Q(49) => \in4x_A2_reg_n_0_[53]\,
      Q(48) => \in4x_A2_reg_n_0_[52]\,
      Q(47) => \in4x_A2_reg_n_0_[51]\,
      Q(46) => \in4x_A2_reg_n_0_[50]\,
      Q(45) => \in4x_A2_reg_n_0_[49]\,
      Q(44) => \in4x_A2_reg_n_0_[48]\,
      Q(43) => \in4x_A2_reg_n_0_[47]\,
      Q(42) => \in4x_A2_reg_n_0_[46]\,
      Q(41) => \in4x_A2_reg_n_0_[45]\,
      Q(40) => \in4x_A2_reg_n_0_[44]\,
      Q(39) => \in4x_A2_reg_n_0_[43]\,
      Q(38) => \in4x_A2_reg_n_0_[42]\,
      Q(37) => \in4x_A2_reg_n_0_[41]\,
      Q(36) => \in4x_A2_reg_n_0_[40]\,
      Q(35) => \in4x_A2_reg_n_0_[39]\,
      Q(34) => \in4x_A2_reg_n_0_[38]\,
      Q(33) => \in4x_A2_reg_n_0_[37]\,
      Q(32) => \in4x_A2_reg_n_0_[36]\,
      Q(31) => \in4x_A2_reg_n_0_[35]\,
      Q(30) => \in4x_A2_reg_n_0_[34]\,
      Q(29) => \in4x_A2_reg_n_0_[33]\,
      Q(28) => \in4x_A2_reg_n_0_[32]\,
      Q(27) => \in4x_A2_reg_n_0_[31]\,
      Q(26) => \in4x_A2_reg_n_0_[30]\,
      Q(25) => \in4x_A2_reg_n_0_[29]\,
      Q(24) => \in4x_A2_reg_n_0_[28]\,
      Q(23) => \in4x_A2_reg_n_0_[27]\,
      Q(22) => \in4x_A2_reg_n_0_[26]\,
      Q(21) => \in4x_A2_reg_n_0_[25]\,
      Q(20) => \in4x_A2_reg_n_0_[24]\,
      Q(19) => \in4x_A2_reg_n_0_[23]\,
      Q(18) => \in4x_A2_reg_n_0_[22]\,
      Q(17) => \in4x_A2_reg_n_0_[21]\,
      Q(16) => \in4x_A2_reg_n_0_[20]\,
      Q(15) => \in4x_A2_reg_n_0_[19]\,
      Q(14) => \in4x_A2_reg_n_0_[18]\,
      Q(13) => \in4x_A2_reg_n_0_[17]\,
      Q(12) => \in4x_A2_reg_n_0_[16]\,
      Q(11) => \in4x_A2_reg_n_0_[15]\,
      Q(10) => \in4x_A2_reg_n_0_[14]\,
      Q(9) => \in4x_A2_reg_n_0_[13]\,
      Q(8) => \in4x_A2_reg_n_0_[12]\,
      Q(7) => \in4x_A2_reg_n_0_[11]\,
      Q(6) => \in4x_A2_reg_n_0_[10]\,
      Q(5) => \in4x_A2_reg_n_0_[9]\,
      Q(4) => \in4x_A2_reg_n_0_[8]\,
      Q(3) => \in4x_A2_reg_n_0_[7]\,
      Q(2) => \in4x_A2_reg_n_0_[6]\,
      Q(1) => \in4x_A2_reg_n_0_[5]\,
      Q(0) => \in4x_A2_reg_n_0_[4]\,
      \result_DDR_A2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(3),
      \result_DDR_A2_reg[15]\ => \result_DDR_A2_reg[15]_0\,
      \result_DDR_A2_reg[15]_0\ => \result_DDR_A2_reg[15]_1\,
      \result_DDR_A2_reg[1]\ => \result_DDR_A2_reg[1]_0\
    );
MISO_rising_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42
     port map (
      D(15 downto 0) => in_DDR_J2(15 downto 0),
      Q(69) => \in4x_J2_reg_n_0_[73]\,
      Q(68) => \in4x_J2_reg_n_0_[72]\,
      Q(67) => \in4x_J2_reg_n_0_[71]\,
      Q(66) => \in4x_J2_reg_n_0_[70]\,
      Q(65) => \in4x_J2_reg_n_0_[69]\,
      Q(64) => \in4x_J2_reg_n_0_[68]\,
      Q(63) => \in4x_J2_reg_n_0_[67]\,
      Q(62) => \in4x_J2_reg_n_0_[66]\,
      Q(61) => \in4x_J2_reg_n_0_[65]\,
      Q(60) => \in4x_J2_reg_n_0_[64]\,
      Q(59) => \in4x_J2_reg_n_0_[63]\,
      Q(58) => \in4x_J2_reg_n_0_[62]\,
      Q(57) => \in4x_J2_reg_n_0_[61]\,
      Q(56) => \in4x_J2_reg_n_0_[60]\,
      Q(55) => \in4x_J2_reg_n_0_[59]\,
      Q(54) => \in4x_J2_reg_n_0_[58]\,
      Q(53) => \in4x_J2_reg_n_0_[57]\,
      Q(52) => \in4x_J2_reg_n_0_[56]\,
      Q(51) => \in4x_J2_reg_n_0_[55]\,
      Q(50) => \in4x_J2_reg_n_0_[54]\,
      Q(49) => \in4x_J2_reg_n_0_[53]\,
      Q(48) => \in4x_J2_reg_n_0_[52]\,
      Q(47) => \in4x_J2_reg_n_0_[51]\,
      Q(46) => \in4x_J2_reg_n_0_[50]\,
      Q(45) => \in4x_J2_reg_n_0_[49]\,
      Q(44) => \in4x_J2_reg_n_0_[48]\,
      Q(43) => \in4x_J2_reg_n_0_[47]\,
      Q(42) => \in4x_J2_reg_n_0_[46]\,
      Q(41) => \in4x_J2_reg_n_0_[45]\,
      Q(40) => \in4x_J2_reg_n_0_[44]\,
      Q(39) => \in4x_J2_reg_n_0_[43]\,
      Q(38) => \in4x_J2_reg_n_0_[42]\,
      Q(37) => \in4x_J2_reg_n_0_[41]\,
      Q(36) => \in4x_J2_reg_n_0_[40]\,
      Q(35) => \in4x_J2_reg_n_0_[39]\,
      Q(34) => \in4x_J2_reg_n_0_[38]\,
      Q(33) => \in4x_J2_reg_n_0_[37]\,
      Q(32) => \in4x_J2_reg_n_0_[36]\,
      Q(31) => \in4x_J2_reg_n_0_[35]\,
      Q(30) => \in4x_J2_reg_n_0_[34]\,
      Q(29) => \in4x_J2_reg_n_0_[33]\,
      Q(28) => \in4x_J2_reg_n_0_[32]\,
      Q(27) => \in4x_J2_reg_n_0_[31]\,
      Q(26) => \in4x_J2_reg_n_0_[30]\,
      Q(25) => \in4x_J2_reg_n_0_[29]\,
      Q(24) => \in4x_J2_reg_n_0_[28]\,
      Q(23) => \in4x_J2_reg_n_0_[27]\,
      Q(22) => \in4x_J2_reg_n_0_[26]\,
      Q(21) => \in4x_J2_reg_n_0_[25]\,
      Q(20) => \in4x_J2_reg_n_0_[24]\,
      Q(19) => \in4x_J2_reg_n_0_[23]\,
      Q(18) => \in4x_J2_reg_n_0_[22]\,
      Q(17) => \in4x_J2_reg_n_0_[21]\,
      Q(16) => \in4x_J2_reg_n_0_[20]\,
      Q(15) => \in4x_J2_reg_n_0_[19]\,
      Q(14) => \in4x_J2_reg_n_0_[18]\,
      Q(13) => \in4x_J2_reg_n_0_[17]\,
      Q(12) => \in4x_J2_reg_n_0_[16]\,
      Q(11) => \in4x_J2_reg_n_0_[15]\,
      Q(10) => \in4x_J2_reg_n_0_[14]\,
      Q(9) => \in4x_J2_reg_n_0_[13]\,
      Q(8) => \in4x_J2_reg_n_0_[12]\,
      Q(7) => \in4x_J2_reg_n_0_[11]\,
      Q(6) => \in4x_J2_reg_n_0_[10]\,
      Q(5) => \in4x_J2_reg_n_0_[9]\,
      Q(4) => \in4x_J2_reg_n_0_[8]\,
      Q(3) => \in4x_J2_reg_n_0_[7]\,
      Q(2) => \in4x_J2_reg_n_0_[6]\,
      Q(1) => \in4x_J2_reg_n_0_[5]\,
      Q(0) => \in4x_J2_reg_n_0_[4]\,
      \result_DDR_J2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(7),
      \result_DDR_J2_reg[15]\ => \result_DDR_J2_reg[15]_0\,
      \result_DDR_J2_reg[15]_0\ => \result_DDR_J2_reg[15]_1\,
      \result_DDR_J2_reg[1]\ => \result_DDR_J2_reg[1]_0\
    );
MISO_rising_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43
     port map (
      D(15 downto 0) => in_DDR_K1(15 downto 0),
      Q(69) => \in4x_K1_reg_n_0_[73]\,
      Q(68) => \in4x_K1_reg_n_0_[72]\,
      Q(67) => \in4x_K1_reg_n_0_[71]\,
      Q(66) => \in4x_K1_reg_n_0_[70]\,
      Q(65) => \in4x_K1_reg_n_0_[69]\,
      Q(64) => \in4x_K1_reg_n_0_[68]\,
      Q(63) => \in4x_K1_reg_n_0_[67]\,
      Q(62) => \in4x_K1_reg_n_0_[66]\,
      Q(61) => \in4x_K1_reg_n_0_[65]\,
      Q(60) => \in4x_K1_reg_n_0_[64]\,
      Q(59) => \in4x_K1_reg_n_0_[63]\,
      Q(58) => \in4x_K1_reg_n_0_[62]\,
      Q(57) => \in4x_K1_reg_n_0_[61]\,
      Q(56) => \in4x_K1_reg_n_0_[60]\,
      Q(55) => \in4x_K1_reg_n_0_[59]\,
      Q(54) => \in4x_K1_reg_n_0_[58]\,
      Q(53) => \in4x_K1_reg_n_0_[57]\,
      Q(52) => \in4x_K1_reg_n_0_[56]\,
      Q(51) => \in4x_K1_reg_n_0_[55]\,
      Q(50) => \in4x_K1_reg_n_0_[54]\,
      Q(49) => \in4x_K1_reg_n_0_[53]\,
      Q(48) => \in4x_K1_reg_n_0_[52]\,
      Q(47) => \in4x_K1_reg_n_0_[51]\,
      Q(46) => \in4x_K1_reg_n_0_[50]\,
      Q(45) => \in4x_K1_reg_n_0_[49]\,
      Q(44) => \in4x_K1_reg_n_0_[48]\,
      Q(43) => \in4x_K1_reg_n_0_[47]\,
      Q(42) => \in4x_K1_reg_n_0_[46]\,
      Q(41) => \in4x_K1_reg_n_0_[45]\,
      Q(40) => \in4x_K1_reg_n_0_[44]\,
      Q(39) => \in4x_K1_reg_n_0_[43]\,
      Q(38) => \in4x_K1_reg_n_0_[42]\,
      Q(37) => \in4x_K1_reg_n_0_[41]\,
      Q(36) => \in4x_K1_reg_n_0_[40]\,
      Q(35) => \in4x_K1_reg_n_0_[39]\,
      Q(34) => \in4x_K1_reg_n_0_[38]\,
      Q(33) => \in4x_K1_reg_n_0_[37]\,
      Q(32) => \in4x_K1_reg_n_0_[36]\,
      Q(31) => \in4x_K1_reg_n_0_[35]\,
      Q(30) => \in4x_K1_reg_n_0_[34]\,
      Q(29) => \in4x_K1_reg_n_0_[33]\,
      Q(28) => \in4x_K1_reg_n_0_[32]\,
      Q(27) => \in4x_K1_reg_n_0_[31]\,
      Q(26) => \in4x_K1_reg_n_0_[30]\,
      Q(25) => \in4x_K1_reg_n_0_[29]\,
      Q(24) => \in4x_K1_reg_n_0_[28]\,
      Q(23) => \in4x_K1_reg_n_0_[27]\,
      Q(22) => \in4x_K1_reg_n_0_[26]\,
      Q(21) => \in4x_K1_reg_n_0_[25]\,
      Q(20) => \in4x_K1_reg_n_0_[24]\,
      Q(19) => \in4x_K1_reg_n_0_[23]\,
      Q(18) => \in4x_K1_reg_n_0_[22]\,
      Q(17) => \in4x_K1_reg_n_0_[21]\,
      Q(16) => \in4x_K1_reg_n_0_[20]\,
      Q(15) => \in4x_K1_reg_n_0_[19]\,
      Q(14) => \in4x_K1_reg_n_0_[18]\,
      Q(13) => \in4x_K1_reg_n_0_[17]\,
      Q(12) => \in4x_K1_reg_n_0_[16]\,
      Q(11) => \in4x_K1_reg_n_0_[15]\,
      Q(10) => \in4x_K1_reg_n_0_[14]\,
      Q(9) => \in4x_K1_reg_n_0_[13]\,
      Q(8) => \in4x_K1_reg_n_0_[12]\,
      Q(7) => \in4x_K1_reg_n_0_[11]\,
      Q(6) => \in4x_K1_reg_n_0_[10]\,
      Q(5) => \in4x_K1_reg_n_0_[9]\,
      Q(4) => \in4x_K1_reg_n_0_[8]\,
      Q(3) => \in4x_K1_reg_n_0_[7]\,
      Q(2) => \in4x_K1_reg_n_0_[6]\,
      Q(1) => \in4x_K1_reg_n_0_[5]\,
      Q(0) => \in4x_K1_reg_n_0_[4]\,
      \result_DDR_K1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_K1_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_DDR_K1_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_DDR_K1_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_DDR_K1_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_rising_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44
     port map (
      D(15 downto 0) => in_DDR_K2(15 downto 0),
      Q(69) => \in4x_K2_reg_n_0_[73]\,
      Q(68) => \in4x_K2_reg_n_0_[72]\,
      Q(67) => \in4x_K2_reg_n_0_[71]\,
      Q(66) => \in4x_K2_reg_n_0_[70]\,
      Q(65) => \in4x_K2_reg_n_0_[69]\,
      Q(64) => \in4x_K2_reg_n_0_[68]\,
      Q(63) => \in4x_K2_reg_n_0_[67]\,
      Q(62) => \in4x_K2_reg_n_0_[66]\,
      Q(61) => \in4x_K2_reg_n_0_[65]\,
      Q(60) => \in4x_K2_reg_n_0_[64]\,
      Q(59) => \in4x_K2_reg_n_0_[63]\,
      Q(58) => \in4x_K2_reg_n_0_[62]\,
      Q(57) => \in4x_K2_reg_n_0_[61]\,
      Q(56) => \in4x_K2_reg_n_0_[60]\,
      Q(55) => \in4x_K2_reg_n_0_[59]\,
      Q(54) => \in4x_K2_reg_n_0_[58]\,
      Q(53) => \in4x_K2_reg_n_0_[57]\,
      Q(52) => \in4x_K2_reg_n_0_[56]\,
      Q(51) => \in4x_K2_reg_n_0_[55]\,
      Q(50) => \in4x_K2_reg_n_0_[54]\,
      Q(49) => \in4x_K2_reg_n_0_[53]\,
      Q(48) => \in4x_K2_reg_n_0_[52]\,
      Q(47) => \in4x_K2_reg_n_0_[51]\,
      Q(46) => \in4x_K2_reg_n_0_[50]\,
      Q(45) => \in4x_K2_reg_n_0_[49]\,
      Q(44) => \in4x_K2_reg_n_0_[48]\,
      Q(43) => \in4x_K2_reg_n_0_[47]\,
      Q(42) => \in4x_K2_reg_n_0_[46]\,
      Q(41) => \in4x_K2_reg_n_0_[45]\,
      Q(40) => \in4x_K2_reg_n_0_[44]\,
      Q(39) => \in4x_K2_reg_n_0_[43]\,
      Q(38) => \in4x_K2_reg_n_0_[42]\,
      Q(37) => \in4x_K2_reg_n_0_[41]\,
      Q(36) => \in4x_K2_reg_n_0_[40]\,
      Q(35) => \in4x_K2_reg_n_0_[39]\,
      Q(34) => \in4x_K2_reg_n_0_[38]\,
      Q(33) => \in4x_K2_reg_n_0_[37]\,
      Q(32) => \in4x_K2_reg_n_0_[36]\,
      Q(31) => \in4x_K2_reg_n_0_[35]\,
      Q(30) => \in4x_K2_reg_n_0_[34]\,
      Q(29) => \in4x_K2_reg_n_0_[33]\,
      Q(28) => \in4x_K2_reg_n_0_[32]\,
      Q(27) => \in4x_K2_reg_n_0_[31]\,
      Q(26) => \in4x_K2_reg_n_0_[30]\,
      Q(25) => \in4x_K2_reg_n_0_[29]\,
      Q(24) => \in4x_K2_reg_n_0_[28]\,
      Q(23) => \in4x_K2_reg_n_0_[27]\,
      Q(22) => \in4x_K2_reg_n_0_[26]\,
      Q(21) => \in4x_K2_reg_n_0_[25]\,
      Q(20) => \in4x_K2_reg_n_0_[24]\,
      Q(19) => \in4x_K2_reg_n_0_[23]\,
      Q(18) => \in4x_K2_reg_n_0_[22]\,
      Q(17) => \in4x_K2_reg_n_0_[21]\,
      Q(16) => \in4x_K2_reg_n_0_[20]\,
      Q(15) => \in4x_K2_reg_n_0_[19]\,
      Q(14) => \in4x_K2_reg_n_0_[18]\,
      Q(13) => \in4x_K2_reg_n_0_[17]\,
      Q(12) => \in4x_K2_reg_n_0_[16]\,
      Q(11) => \in4x_K2_reg_n_0_[15]\,
      Q(10) => \in4x_K2_reg_n_0_[14]\,
      Q(9) => \in4x_K2_reg_n_0_[13]\,
      Q(8) => \in4x_K2_reg_n_0_[12]\,
      Q(7) => \in4x_K2_reg_n_0_[11]\,
      Q(6) => \in4x_K2_reg_n_0_[10]\,
      Q(5) => \in4x_K2_reg_n_0_[9]\,
      Q(4) => \in4x_K2_reg_n_0_[8]\,
      Q(3) => \in4x_K2_reg_n_0_[7]\,
      Q(2) => \in4x_K2_reg_n_0_[6]\,
      Q(1) => \in4x_K2_reg_n_0_[5]\,
      Q(0) => \in4x_K2_reg_n_0_[4]\,
      \result_DDR_K2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_K2_reg[11]\ => \result_DDR_C2_reg[1]_0\,
      \result_DDR_K2_reg[15]\ => \result_DDR_K2_reg[15]_0\,
      \result_DDR_K2_reg[15]_0\ => \result_DDR_K2_reg[15]_1\,
      \result_DDR_K2_reg[1]\ => \result_DDR_K2_reg[1]_0\
    );
MISO_rising_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45
     port map (
      D(15 downto 0) => in_DDR_L1(15 downto 0),
      Q(69) => \in4x_L1_reg_n_0_[73]\,
      Q(68) => \in4x_L1_reg_n_0_[72]\,
      Q(67) => \in4x_L1_reg_n_0_[71]\,
      Q(66) => \in4x_L1_reg_n_0_[70]\,
      Q(65) => \in4x_L1_reg_n_0_[69]\,
      Q(64) => \in4x_L1_reg_n_0_[68]\,
      Q(63) => \in4x_L1_reg_n_0_[67]\,
      Q(62) => \in4x_L1_reg_n_0_[66]\,
      Q(61) => \in4x_L1_reg_n_0_[65]\,
      Q(60) => \in4x_L1_reg_n_0_[64]\,
      Q(59) => \in4x_L1_reg_n_0_[63]\,
      Q(58) => \in4x_L1_reg_n_0_[62]\,
      Q(57) => \in4x_L1_reg_n_0_[61]\,
      Q(56) => \in4x_L1_reg_n_0_[60]\,
      Q(55) => \in4x_L1_reg_n_0_[59]\,
      Q(54) => \in4x_L1_reg_n_0_[58]\,
      Q(53) => \in4x_L1_reg_n_0_[57]\,
      Q(52) => \in4x_L1_reg_n_0_[56]\,
      Q(51) => \in4x_L1_reg_n_0_[55]\,
      Q(50) => \in4x_L1_reg_n_0_[54]\,
      Q(49) => \in4x_L1_reg_n_0_[53]\,
      Q(48) => \in4x_L1_reg_n_0_[52]\,
      Q(47) => \in4x_L1_reg_n_0_[51]\,
      Q(46) => \in4x_L1_reg_n_0_[50]\,
      Q(45) => \in4x_L1_reg_n_0_[49]\,
      Q(44) => \in4x_L1_reg_n_0_[48]\,
      Q(43) => \in4x_L1_reg_n_0_[47]\,
      Q(42) => \in4x_L1_reg_n_0_[46]\,
      Q(41) => \in4x_L1_reg_n_0_[45]\,
      Q(40) => \in4x_L1_reg_n_0_[44]\,
      Q(39) => \in4x_L1_reg_n_0_[43]\,
      Q(38) => \in4x_L1_reg_n_0_[42]\,
      Q(37) => \in4x_L1_reg_n_0_[41]\,
      Q(36) => \in4x_L1_reg_n_0_[40]\,
      Q(35) => \in4x_L1_reg_n_0_[39]\,
      Q(34) => \in4x_L1_reg_n_0_[38]\,
      Q(33) => \in4x_L1_reg_n_0_[37]\,
      Q(32) => \in4x_L1_reg_n_0_[36]\,
      Q(31) => \in4x_L1_reg_n_0_[35]\,
      Q(30) => \in4x_L1_reg_n_0_[34]\,
      Q(29) => \in4x_L1_reg_n_0_[33]\,
      Q(28) => \in4x_L1_reg_n_0_[32]\,
      Q(27) => \in4x_L1_reg_n_0_[31]\,
      Q(26) => \in4x_L1_reg_n_0_[30]\,
      Q(25) => \in4x_L1_reg_n_0_[29]\,
      Q(24) => \in4x_L1_reg_n_0_[28]\,
      Q(23) => \in4x_L1_reg_n_0_[27]\,
      Q(22) => \in4x_L1_reg_n_0_[26]\,
      Q(21) => \in4x_L1_reg_n_0_[25]\,
      Q(20) => \in4x_L1_reg_n_0_[24]\,
      Q(19) => \in4x_L1_reg_n_0_[23]\,
      Q(18) => \in4x_L1_reg_n_0_[22]\,
      Q(17) => \in4x_L1_reg_n_0_[21]\,
      Q(16) => \in4x_L1_reg_n_0_[20]\,
      Q(15) => \in4x_L1_reg_n_0_[19]\,
      Q(14) => \in4x_L1_reg_n_0_[18]\,
      Q(13) => \in4x_L1_reg_n_0_[17]\,
      Q(12) => \in4x_L1_reg_n_0_[16]\,
      Q(11) => \in4x_L1_reg_n_0_[15]\,
      Q(10) => \in4x_L1_reg_n_0_[14]\,
      Q(9) => \in4x_L1_reg_n_0_[13]\,
      Q(8) => \in4x_L1_reg_n_0_[12]\,
      Q(7) => \in4x_L1_reg_n_0_[11]\,
      Q(6) => \in4x_L1_reg_n_0_[10]\,
      Q(5) => \in4x_L1_reg_n_0_[9]\,
      Q(4) => \in4x_L1_reg_n_0_[8]\,
      Q(3) => \in4x_L1_reg_n_0_[7]\,
      Q(2) => \in4x_L1_reg_n_0_[6]\,
      Q(1) => \in4x_L1_reg_n_0_[5]\,
      Q(0) => \in4x_L1_reg_n_0_[4]\,
      \result_DDR_L1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_DDR_L1_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_DDR_L1_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_DDR_L1_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_rising_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46
     port map (
      D(15 downto 0) => in_DDR_L2(15 downto 0),
      Q(69) => \in4x_L2_reg_n_0_[73]\,
      Q(68) => \in4x_L2_reg_n_0_[72]\,
      Q(67) => \in4x_L2_reg_n_0_[71]\,
      Q(66) => \in4x_L2_reg_n_0_[70]\,
      Q(65) => \in4x_L2_reg_n_0_[69]\,
      Q(64) => \in4x_L2_reg_n_0_[68]\,
      Q(63) => \in4x_L2_reg_n_0_[67]\,
      Q(62) => \in4x_L2_reg_n_0_[66]\,
      Q(61) => \in4x_L2_reg_n_0_[65]\,
      Q(60) => \in4x_L2_reg_n_0_[64]\,
      Q(59) => \in4x_L2_reg_n_0_[63]\,
      Q(58) => \in4x_L2_reg_n_0_[62]\,
      Q(57) => \in4x_L2_reg_n_0_[61]\,
      Q(56) => \in4x_L2_reg_n_0_[60]\,
      Q(55) => \in4x_L2_reg_n_0_[59]\,
      Q(54) => \in4x_L2_reg_n_0_[58]\,
      Q(53) => \in4x_L2_reg_n_0_[57]\,
      Q(52) => \in4x_L2_reg_n_0_[56]\,
      Q(51) => \in4x_L2_reg_n_0_[55]\,
      Q(50) => \in4x_L2_reg_n_0_[54]\,
      Q(49) => \in4x_L2_reg_n_0_[53]\,
      Q(48) => \in4x_L2_reg_n_0_[52]\,
      Q(47) => \in4x_L2_reg_n_0_[51]\,
      Q(46) => \in4x_L2_reg_n_0_[50]\,
      Q(45) => \in4x_L2_reg_n_0_[49]\,
      Q(44) => \in4x_L2_reg_n_0_[48]\,
      Q(43) => \in4x_L2_reg_n_0_[47]\,
      Q(42) => \in4x_L2_reg_n_0_[46]\,
      Q(41) => \in4x_L2_reg_n_0_[45]\,
      Q(40) => \in4x_L2_reg_n_0_[44]\,
      Q(39) => \in4x_L2_reg_n_0_[43]\,
      Q(38) => \in4x_L2_reg_n_0_[42]\,
      Q(37) => \in4x_L2_reg_n_0_[41]\,
      Q(36) => \in4x_L2_reg_n_0_[40]\,
      Q(35) => \in4x_L2_reg_n_0_[39]\,
      Q(34) => \in4x_L2_reg_n_0_[38]\,
      Q(33) => \in4x_L2_reg_n_0_[37]\,
      Q(32) => \in4x_L2_reg_n_0_[36]\,
      Q(31) => \in4x_L2_reg_n_0_[35]\,
      Q(30) => \in4x_L2_reg_n_0_[34]\,
      Q(29) => \in4x_L2_reg_n_0_[33]\,
      Q(28) => \in4x_L2_reg_n_0_[32]\,
      Q(27) => \in4x_L2_reg_n_0_[31]\,
      Q(26) => \in4x_L2_reg_n_0_[30]\,
      Q(25) => \in4x_L2_reg_n_0_[29]\,
      Q(24) => \in4x_L2_reg_n_0_[28]\,
      Q(23) => \in4x_L2_reg_n_0_[27]\,
      Q(22) => \in4x_L2_reg_n_0_[26]\,
      Q(21) => \in4x_L2_reg_n_0_[25]\,
      Q(20) => \in4x_L2_reg_n_0_[24]\,
      Q(19) => \in4x_L2_reg_n_0_[23]\,
      Q(18) => \in4x_L2_reg_n_0_[22]\,
      Q(17) => \in4x_L2_reg_n_0_[21]\,
      Q(16) => \in4x_L2_reg_n_0_[20]\,
      Q(15) => \in4x_L2_reg_n_0_[19]\,
      Q(14) => \in4x_L2_reg_n_0_[18]\,
      Q(13) => \in4x_L2_reg_n_0_[17]\,
      Q(12) => \in4x_L2_reg_n_0_[16]\,
      Q(11) => \in4x_L2_reg_n_0_[15]\,
      Q(10) => \in4x_L2_reg_n_0_[14]\,
      Q(9) => \in4x_L2_reg_n_0_[13]\,
      Q(8) => \in4x_L2_reg_n_0_[12]\,
      Q(7) => \in4x_L2_reg_n_0_[11]\,
      Q(6) => \in4x_L2_reg_n_0_[10]\,
      Q(5) => \in4x_L2_reg_n_0_[9]\,
      Q(4) => \in4x_L2_reg_n_0_[8]\,
      Q(3) => \in4x_L2_reg_n_0_[7]\,
      Q(2) => \in4x_L2_reg_n_0_[6]\,
      Q(1) => \in4x_L2_reg_n_0_[5]\,
      Q(0) => \in4x_L2_reg_n_0_[4]\,
      \result_DDR_L2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(15),
      \result_DDR_L2_reg[15]\ => \result_DDR_L2_reg[15]_0\,
      \result_DDR_L2_reg[15]_0\ => \result_DDR_L2_reg[15]_1\,
      \result_DDR_L2_reg[1]\ => \result_DDR_L2_reg[1]_0\
    );
MISO_rising_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47
     port map (
      D(15 downto 0) => in_DDR_M1(15 downto 0),
      Q(69) => \in4x_M1_reg_n_0_[73]\,
      Q(68) => \in4x_M1_reg_n_0_[72]\,
      Q(67) => \in4x_M1_reg_n_0_[71]\,
      Q(66) => \in4x_M1_reg_n_0_[70]\,
      Q(65) => \in4x_M1_reg_n_0_[69]\,
      Q(64) => \in4x_M1_reg_n_0_[68]\,
      Q(63) => \in4x_M1_reg_n_0_[67]\,
      Q(62) => \in4x_M1_reg_n_0_[66]\,
      Q(61) => \in4x_M1_reg_n_0_[65]\,
      Q(60) => \in4x_M1_reg_n_0_[64]\,
      Q(59) => \in4x_M1_reg_n_0_[63]\,
      Q(58) => \in4x_M1_reg_n_0_[62]\,
      Q(57) => \in4x_M1_reg_n_0_[61]\,
      Q(56) => \in4x_M1_reg_n_0_[60]\,
      Q(55) => \in4x_M1_reg_n_0_[59]\,
      Q(54) => \in4x_M1_reg_n_0_[58]\,
      Q(53) => \in4x_M1_reg_n_0_[57]\,
      Q(52) => \in4x_M1_reg_n_0_[56]\,
      Q(51) => \in4x_M1_reg_n_0_[55]\,
      Q(50) => \in4x_M1_reg_n_0_[54]\,
      Q(49) => \in4x_M1_reg_n_0_[53]\,
      Q(48) => \in4x_M1_reg_n_0_[52]\,
      Q(47) => \in4x_M1_reg_n_0_[51]\,
      Q(46) => \in4x_M1_reg_n_0_[50]\,
      Q(45) => \in4x_M1_reg_n_0_[49]\,
      Q(44) => \in4x_M1_reg_n_0_[48]\,
      Q(43) => \in4x_M1_reg_n_0_[47]\,
      Q(42) => \in4x_M1_reg_n_0_[46]\,
      Q(41) => \in4x_M1_reg_n_0_[45]\,
      Q(40) => \in4x_M1_reg_n_0_[44]\,
      Q(39) => \in4x_M1_reg_n_0_[43]\,
      Q(38) => \in4x_M1_reg_n_0_[42]\,
      Q(37) => \in4x_M1_reg_n_0_[41]\,
      Q(36) => \in4x_M1_reg_n_0_[40]\,
      Q(35) => \in4x_M1_reg_n_0_[39]\,
      Q(34) => \in4x_M1_reg_n_0_[38]\,
      Q(33) => \in4x_M1_reg_n_0_[37]\,
      Q(32) => \in4x_M1_reg_n_0_[36]\,
      Q(31) => \in4x_M1_reg_n_0_[35]\,
      Q(30) => \in4x_M1_reg_n_0_[34]\,
      Q(29) => \in4x_M1_reg_n_0_[33]\,
      Q(28) => \in4x_M1_reg_n_0_[32]\,
      Q(27) => \in4x_M1_reg_n_0_[31]\,
      Q(26) => \in4x_M1_reg_n_0_[30]\,
      Q(25) => \in4x_M1_reg_n_0_[29]\,
      Q(24) => \in4x_M1_reg_n_0_[28]\,
      Q(23) => \in4x_M1_reg_n_0_[27]\,
      Q(22) => \in4x_M1_reg_n_0_[26]\,
      Q(21) => \in4x_M1_reg_n_0_[25]\,
      Q(20) => \in4x_M1_reg_n_0_[24]\,
      Q(19) => \in4x_M1_reg_n_0_[23]\,
      Q(18) => \in4x_M1_reg_n_0_[22]\,
      Q(17) => \in4x_M1_reg_n_0_[21]\,
      Q(16) => \in4x_M1_reg_n_0_[20]\,
      Q(15) => \in4x_M1_reg_n_0_[19]\,
      Q(14) => \in4x_M1_reg_n_0_[18]\,
      Q(13) => \in4x_M1_reg_n_0_[17]\,
      Q(12) => \in4x_M1_reg_n_0_[16]\,
      Q(11) => \in4x_M1_reg_n_0_[15]\,
      Q(10) => \in4x_M1_reg_n_0_[14]\,
      Q(9) => \in4x_M1_reg_n_0_[13]\,
      Q(8) => \in4x_M1_reg_n_0_[12]\,
      Q(7) => \in4x_M1_reg_n_0_[11]\,
      Q(6) => \in4x_M1_reg_n_0_[10]\,
      Q(5) => \in4x_M1_reg_n_0_[9]\,
      Q(4) => \in4x_M1_reg_n_0_[8]\,
      Q(3) => \in4x_M1_reg_n_0_[7]\,
      Q(2) => \in4x_M1_reg_n_0_[6]\,
      Q(1) => \in4x_M1_reg_n_0_[5]\,
      Q(0) => \in4x_M1_reg_n_0_[4]\,
      \result_DDR_M1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_M1_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_DDR_M1_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_DDR_M1_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_DDR_M1_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_rising_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48
     port map (
      D(15 downto 0) => in_DDR_M2(15 downto 0),
      Q(69) => \in4x_M2_reg_n_0_[73]\,
      Q(68) => \in4x_M2_reg_n_0_[72]\,
      Q(67) => \in4x_M2_reg_n_0_[71]\,
      Q(66) => \in4x_M2_reg_n_0_[70]\,
      Q(65) => \in4x_M2_reg_n_0_[69]\,
      Q(64) => \in4x_M2_reg_n_0_[68]\,
      Q(63) => \in4x_M2_reg_n_0_[67]\,
      Q(62) => \in4x_M2_reg_n_0_[66]\,
      Q(61) => \in4x_M2_reg_n_0_[65]\,
      Q(60) => \in4x_M2_reg_n_0_[64]\,
      Q(59) => \in4x_M2_reg_n_0_[63]\,
      Q(58) => \in4x_M2_reg_n_0_[62]\,
      Q(57) => \in4x_M2_reg_n_0_[61]\,
      Q(56) => \in4x_M2_reg_n_0_[60]\,
      Q(55) => \in4x_M2_reg_n_0_[59]\,
      Q(54) => \in4x_M2_reg_n_0_[58]\,
      Q(53) => \in4x_M2_reg_n_0_[57]\,
      Q(52) => \in4x_M2_reg_n_0_[56]\,
      Q(51) => \in4x_M2_reg_n_0_[55]\,
      Q(50) => \in4x_M2_reg_n_0_[54]\,
      Q(49) => \in4x_M2_reg_n_0_[53]\,
      Q(48) => \in4x_M2_reg_n_0_[52]\,
      Q(47) => \in4x_M2_reg_n_0_[51]\,
      Q(46) => \in4x_M2_reg_n_0_[50]\,
      Q(45) => \in4x_M2_reg_n_0_[49]\,
      Q(44) => \in4x_M2_reg_n_0_[48]\,
      Q(43) => \in4x_M2_reg_n_0_[47]\,
      Q(42) => \in4x_M2_reg_n_0_[46]\,
      Q(41) => \in4x_M2_reg_n_0_[45]\,
      Q(40) => \in4x_M2_reg_n_0_[44]\,
      Q(39) => \in4x_M2_reg_n_0_[43]\,
      Q(38) => \in4x_M2_reg_n_0_[42]\,
      Q(37) => \in4x_M2_reg_n_0_[41]\,
      Q(36) => \in4x_M2_reg_n_0_[40]\,
      Q(35) => \in4x_M2_reg_n_0_[39]\,
      Q(34) => \in4x_M2_reg_n_0_[38]\,
      Q(33) => \in4x_M2_reg_n_0_[37]\,
      Q(32) => \in4x_M2_reg_n_0_[36]\,
      Q(31) => \in4x_M2_reg_n_0_[35]\,
      Q(30) => \in4x_M2_reg_n_0_[34]\,
      Q(29) => \in4x_M2_reg_n_0_[33]\,
      Q(28) => \in4x_M2_reg_n_0_[32]\,
      Q(27) => \in4x_M2_reg_n_0_[31]\,
      Q(26) => \in4x_M2_reg_n_0_[30]\,
      Q(25) => \in4x_M2_reg_n_0_[29]\,
      Q(24) => \in4x_M2_reg_n_0_[28]\,
      Q(23) => \in4x_M2_reg_n_0_[27]\,
      Q(22) => \in4x_M2_reg_n_0_[26]\,
      Q(21) => \in4x_M2_reg_n_0_[25]\,
      Q(20) => \in4x_M2_reg_n_0_[24]\,
      Q(19) => \in4x_M2_reg_n_0_[23]\,
      Q(18) => \in4x_M2_reg_n_0_[22]\,
      Q(17) => \in4x_M2_reg_n_0_[21]\,
      Q(16) => \in4x_M2_reg_n_0_[20]\,
      Q(15) => \in4x_M2_reg_n_0_[19]\,
      Q(14) => \in4x_M2_reg_n_0_[18]\,
      Q(13) => \in4x_M2_reg_n_0_[17]\,
      Q(12) => \in4x_M2_reg_n_0_[16]\,
      Q(11) => \in4x_M2_reg_n_0_[15]\,
      Q(10) => \in4x_M2_reg_n_0_[14]\,
      Q(9) => \in4x_M2_reg_n_0_[13]\,
      Q(8) => \in4x_M2_reg_n_0_[12]\,
      Q(7) => \in4x_M2_reg_n_0_[11]\,
      Q(6) => \in4x_M2_reg_n_0_[10]\,
      Q(5) => \in4x_M2_reg_n_0_[9]\,
      Q(4) => \in4x_M2_reg_n_0_[8]\,
      Q(3) => \in4x_M2_reg_n_0_[7]\,
      Q(2) => \in4x_M2_reg_n_0_[6]\,
      Q(1) => \in4x_M2_reg_n_0_[5]\,
      Q(0) => \in4x_M2_reg_n_0_[4]\,
      \result_DDR_M2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_M2_reg[11]\ => \result_DDR_E1_reg[1]_0\,
      \result_DDR_M2_reg[15]\ => \result_DDR_M2_reg[15]_0\,
      \result_DDR_M2_reg[15]_0\ => \result_DDR_M2_reg[15]_1\,
      \result_DDR_M2_reg[1]\ => \result_DDR_M2_reg[1]_0\
    );
MISO_rising_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49
     port map (
      D(15 downto 0) => in_DDR_N1(15 downto 0),
      Q(69) => \in4x_N1_reg_n_0_[73]\,
      Q(68) => \in4x_N1_reg_n_0_[72]\,
      Q(67) => \in4x_N1_reg_n_0_[71]\,
      Q(66) => \in4x_N1_reg_n_0_[70]\,
      Q(65) => \in4x_N1_reg_n_0_[69]\,
      Q(64) => \in4x_N1_reg_n_0_[68]\,
      Q(63) => \in4x_N1_reg_n_0_[67]\,
      Q(62) => \in4x_N1_reg_n_0_[66]\,
      Q(61) => \in4x_N1_reg_n_0_[65]\,
      Q(60) => \in4x_N1_reg_n_0_[64]\,
      Q(59) => \in4x_N1_reg_n_0_[63]\,
      Q(58) => \in4x_N1_reg_n_0_[62]\,
      Q(57) => \in4x_N1_reg_n_0_[61]\,
      Q(56) => \in4x_N1_reg_n_0_[60]\,
      Q(55) => \in4x_N1_reg_n_0_[59]\,
      Q(54) => \in4x_N1_reg_n_0_[58]\,
      Q(53) => \in4x_N1_reg_n_0_[57]\,
      Q(52) => \in4x_N1_reg_n_0_[56]\,
      Q(51) => \in4x_N1_reg_n_0_[55]\,
      Q(50) => \in4x_N1_reg_n_0_[54]\,
      Q(49) => \in4x_N1_reg_n_0_[53]\,
      Q(48) => \in4x_N1_reg_n_0_[52]\,
      Q(47) => \in4x_N1_reg_n_0_[51]\,
      Q(46) => \in4x_N1_reg_n_0_[50]\,
      Q(45) => \in4x_N1_reg_n_0_[49]\,
      Q(44) => \in4x_N1_reg_n_0_[48]\,
      Q(43) => \in4x_N1_reg_n_0_[47]\,
      Q(42) => \in4x_N1_reg_n_0_[46]\,
      Q(41) => \in4x_N1_reg_n_0_[45]\,
      Q(40) => \in4x_N1_reg_n_0_[44]\,
      Q(39) => \in4x_N1_reg_n_0_[43]\,
      Q(38) => \in4x_N1_reg_n_0_[42]\,
      Q(37) => \in4x_N1_reg_n_0_[41]\,
      Q(36) => \in4x_N1_reg_n_0_[40]\,
      Q(35) => \in4x_N1_reg_n_0_[39]\,
      Q(34) => \in4x_N1_reg_n_0_[38]\,
      Q(33) => \in4x_N1_reg_n_0_[37]\,
      Q(32) => \in4x_N1_reg_n_0_[36]\,
      Q(31) => \in4x_N1_reg_n_0_[35]\,
      Q(30) => \in4x_N1_reg_n_0_[34]\,
      Q(29) => \in4x_N1_reg_n_0_[33]\,
      Q(28) => \in4x_N1_reg_n_0_[32]\,
      Q(27) => \in4x_N1_reg_n_0_[31]\,
      Q(26) => \in4x_N1_reg_n_0_[30]\,
      Q(25) => \in4x_N1_reg_n_0_[29]\,
      Q(24) => \in4x_N1_reg_n_0_[28]\,
      Q(23) => \in4x_N1_reg_n_0_[27]\,
      Q(22) => \in4x_N1_reg_n_0_[26]\,
      Q(21) => \in4x_N1_reg_n_0_[25]\,
      Q(20) => \in4x_N1_reg_n_0_[24]\,
      Q(19) => \in4x_N1_reg_n_0_[23]\,
      Q(18) => \in4x_N1_reg_n_0_[22]\,
      Q(17) => \in4x_N1_reg_n_0_[21]\,
      Q(16) => \in4x_N1_reg_n_0_[20]\,
      Q(15) => \in4x_N1_reg_n_0_[19]\,
      Q(14) => \in4x_N1_reg_n_0_[18]\,
      Q(13) => \in4x_N1_reg_n_0_[17]\,
      Q(12) => \in4x_N1_reg_n_0_[16]\,
      Q(11) => \in4x_N1_reg_n_0_[15]\,
      Q(10) => \in4x_N1_reg_n_0_[14]\,
      Q(9) => \in4x_N1_reg_n_0_[13]\,
      Q(8) => \in4x_N1_reg_n_0_[12]\,
      Q(7) => \in4x_N1_reg_n_0_[11]\,
      Q(6) => \in4x_N1_reg_n_0_[10]\,
      Q(5) => \in4x_N1_reg_n_0_[9]\,
      Q(4) => \in4x_N1_reg_n_0_[8]\,
      Q(3) => \in4x_N1_reg_n_0_[7]\,
      Q(2) => \in4x_N1_reg_n_0_[6]\,
      Q(1) => \in4x_N1_reg_n_0_[5]\,
      Q(0) => \in4x_N1_reg_n_0_[4]\,
      \result_DDR_N1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_DDR_N1_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_DDR_N1_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_DDR_N1_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_rising_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50
     port map (
      D(15 downto 0) => in_DDR_N2(15 downto 0),
      Q(69) => \in4x_N2_reg_n_0_[73]\,
      Q(68) => \in4x_N2_reg_n_0_[72]\,
      Q(67) => \in4x_N2_reg_n_0_[71]\,
      Q(66) => \in4x_N2_reg_n_0_[70]\,
      Q(65) => \in4x_N2_reg_n_0_[69]\,
      Q(64) => \in4x_N2_reg_n_0_[68]\,
      Q(63) => \in4x_N2_reg_n_0_[67]\,
      Q(62) => \in4x_N2_reg_n_0_[66]\,
      Q(61) => \in4x_N2_reg_n_0_[65]\,
      Q(60) => \in4x_N2_reg_n_0_[64]\,
      Q(59) => \in4x_N2_reg_n_0_[63]\,
      Q(58) => \in4x_N2_reg_n_0_[62]\,
      Q(57) => \in4x_N2_reg_n_0_[61]\,
      Q(56) => \in4x_N2_reg_n_0_[60]\,
      Q(55) => \in4x_N2_reg_n_0_[59]\,
      Q(54) => \in4x_N2_reg_n_0_[58]\,
      Q(53) => \in4x_N2_reg_n_0_[57]\,
      Q(52) => \in4x_N2_reg_n_0_[56]\,
      Q(51) => \in4x_N2_reg_n_0_[55]\,
      Q(50) => \in4x_N2_reg_n_0_[54]\,
      Q(49) => \in4x_N2_reg_n_0_[53]\,
      Q(48) => \in4x_N2_reg_n_0_[52]\,
      Q(47) => \in4x_N2_reg_n_0_[51]\,
      Q(46) => \in4x_N2_reg_n_0_[50]\,
      Q(45) => \in4x_N2_reg_n_0_[49]\,
      Q(44) => \in4x_N2_reg_n_0_[48]\,
      Q(43) => \in4x_N2_reg_n_0_[47]\,
      Q(42) => \in4x_N2_reg_n_0_[46]\,
      Q(41) => \in4x_N2_reg_n_0_[45]\,
      Q(40) => \in4x_N2_reg_n_0_[44]\,
      Q(39) => \in4x_N2_reg_n_0_[43]\,
      Q(38) => \in4x_N2_reg_n_0_[42]\,
      Q(37) => \in4x_N2_reg_n_0_[41]\,
      Q(36) => \in4x_N2_reg_n_0_[40]\,
      Q(35) => \in4x_N2_reg_n_0_[39]\,
      Q(34) => \in4x_N2_reg_n_0_[38]\,
      Q(33) => \in4x_N2_reg_n_0_[37]\,
      Q(32) => \in4x_N2_reg_n_0_[36]\,
      Q(31) => \in4x_N2_reg_n_0_[35]\,
      Q(30) => \in4x_N2_reg_n_0_[34]\,
      Q(29) => \in4x_N2_reg_n_0_[33]\,
      Q(28) => \in4x_N2_reg_n_0_[32]\,
      Q(27) => \in4x_N2_reg_n_0_[31]\,
      Q(26) => \in4x_N2_reg_n_0_[30]\,
      Q(25) => \in4x_N2_reg_n_0_[29]\,
      Q(24) => \in4x_N2_reg_n_0_[28]\,
      Q(23) => \in4x_N2_reg_n_0_[27]\,
      Q(22) => \in4x_N2_reg_n_0_[26]\,
      Q(21) => \in4x_N2_reg_n_0_[25]\,
      Q(20) => \in4x_N2_reg_n_0_[24]\,
      Q(19) => \in4x_N2_reg_n_0_[23]\,
      Q(18) => \in4x_N2_reg_n_0_[22]\,
      Q(17) => \in4x_N2_reg_n_0_[21]\,
      Q(16) => \in4x_N2_reg_n_0_[20]\,
      Q(15) => \in4x_N2_reg_n_0_[19]\,
      Q(14) => \in4x_N2_reg_n_0_[18]\,
      Q(13) => \in4x_N2_reg_n_0_[17]\,
      Q(12) => \in4x_N2_reg_n_0_[16]\,
      Q(11) => \in4x_N2_reg_n_0_[15]\,
      Q(10) => \in4x_N2_reg_n_0_[14]\,
      Q(9) => \in4x_N2_reg_n_0_[13]\,
      Q(8) => \in4x_N2_reg_n_0_[12]\,
      Q(7) => \in4x_N2_reg_n_0_[11]\,
      Q(6) => \in4x_N2_reg_n_0_[10]\,
      Q(5) => \in4x_N2_reg_n_0_[9]\,
      Q(4) => \in4x_N2_reg_n_0_[8]\,
      Q(3) => \in4x_N2_reg_n_0_[7]\,
      Q(2) => \in4x_N2_reg_n_0_[6]\,
      Q(1) => \in4x_N2_reg_n_0_[5]\,
      Q(0) => \in4x_N2_reg_n_0_[4]\,
      \result_DDR_N2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(23),
      \result_DDR_N2_reg[15]\ => \result_DDR_N2_reg[15]_0\,
      \result_DDR_N2_reg[15]_0\ => \result_DDR_N2_reg[15]_1\,
      \result_DDR_N2_reg[1]\ => \result_DDR_N2_reg[1]_0\
    );
MISO_rising_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51
     port map (
      D(15 downto 0) => in_DDR_O1(15 downto 0),
      Q(69) => \in4x_O1_reg_n_0_[73]\,
      Q(68) => \in4x_O1_reg_n_0_[72]\,
      Q(67) => \in4x_O1_reg_n_0_[71]\,
      Q(66) => \in4x_O1_reg_n_0_[70]\,
      Q(65) => \in4x_O1_reg_n_0_[69]\,
      Q(64) => \in4x_O1_reg_n_0_[68]\,
      Q(63) => \in4x_O1_reg_n_0_[67]\,
      Q(62) => \in4x_O1_reg_n_0_[66]\,
      Q(61) => \in4x_O1_reg_n_0_[65]\,
      Q(60) => \in4x_O1_reg_n_0_[64]\,
      Q(59) => \in4x_O1_reg_n_0_[63]\,
      Q(58) => \in4x_O1_reg_n_0_[62]\,
      Q(57) => \in4x_O1_reg_n_0_[61]\,
      Q(56) => \in4x_O1_reg_n_0_[60]\,
      Q(55) => \in4x_O1_reg_n_0_[59]\,
      Q(54) => \in4x_O1_reg_n_0_[58]\,
      Q(53) => \in4x_O1_reg_n_0_[57]\,
      Q(52) => \in4x_O1_reg_n_0_[56]\,
      Q(51) => \in4x_O1_reg_n_0_[55]\,
      Q(50) => \in4x_O1_reg_n_0_[54]\,
      Q(49) => \in4x_O1_reg_n_0_[53]\,
      Q(48) => \in4x_O1_reg_n_0_[52]\,
      Q(47) => \in4x_O1_reg_n_0_[51]\,
      Q(46) => \in4x_O1_reg_n_0_[50]\,
      Q(45) => \in4x_O1_reg_n_0_[49]\,
      Q(44) => \in4x_O1_reg_n_0_[48]\,
      Q(43) => \in4x_O1_reg_n_0_[47]\,
      Q(42) => \in4x_O1_reg_n_0_[46]\,
      Q(41) => \in4x_O1_reg_n_0_[45]\,
      Q(40) => \in4x_O1_reg_n_0_[44]\,
      Q(39) => \in4x_O1_reg_n_0_[43]\,
      Q(38) => \in4x_O1_reg_n_0_[42]\,
      Q(37) => \in4x_O1_reg_n_0_[41]\,
      Q(36) => \in4x_O1_reg_n_0_[40]\,
      Q(35) => \in4x_O1_reg_n_0_[39]\,
      Q(34) => \in4x_O1_reg_n_0_[38]\,
      Q(33) => \in4x_O1_reg_n_0_[37]\,
      Q(32) => \in4x_O1_reg_n_0_[36]\,
      Q(31) => \in4x_O1_reg_n_0_[35]\,
      Q(30) => \in4x_O1_reg_n_0_[34]\,
      Q(29) => \in4x_O1_reg_n_0_[33]\,
      Q(28) => \in4x_O1_reg_n_0_[32]\,
      Q(27) => \in4x_O1_reg_n_0_[31]\,
      Q(26) => \in4x_O1_reg_n_0_[30]\,
      Q(25) => \in4x_O1_reg_n_0_[29]\,
      Q(24) => \in4x_O1_reg_n_0_[28]\,
      Q(23) => \in4x_O1_reg_n_0_[27]\,
      Q(22) => \in4x_O1_reg_n_0_[26]\,
      Q(21) => \in4x_O1_reg_n_0_[25]\,
      Q(20) => \in4x_O1_reg_n_0_[24]\,
      Q(19) => \in4x_O1_reg_n_0_[23]\,
      Q(18) => \in4x_O1_reg_n_0_[22]\,
      Q(17) => \in4x_O1_reg_n_0_[21]\,
      Q(16) => \in4x_O1_reg_n_0_[20]\,
      Q(15) => \in4x_O1_reg_n_0_[19]\,
      Q(14) => \in4x_O1_reg_n_0_[18]\,
      Q(13) => \in4x_O1_reg_n_0_[17]\,
      Q(12) => \in4x_O1_reg_n_0_[16]\,
      Q(11) => \in4x_O1_reg_n_0_[15]\,
      Q(10) => \in4x_O1_reg_n_0_[14]\,
      Q(9) => \in4x_O1_reg_n_0_[13]\,
      Q(8) => \in4x_O1_reg_n_0_[12]\,
      Q(7) => \in4x_O1_reg_n_0_[11]\,
      Q(6) => \in4x_O1_reg_n_0_[10]\,
      Q(5) => \in4x_O1_reg_n_0_[9]\,
      Q(4) => \in4x_O1_reg_n_0_[8]\,
      Q(3) => \in4x_O1_reg_n_0_[7]\,
      Q(2) => \in4x_O1_reg_n_0_[6]\,
      Q(1) => \in4x_O1_reg_n_0_[5]\,
      Q(0) => \in4x_O1_reg_n_0_[4]\,
      \result_DDR_O1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_O1_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_DDR_O1_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_DDR_O1_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_DDR_O1_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_rising_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52
     port map (
      D(15 downto 0) => in_DDR_B1(15 downto 0),
      Q(69) => \in4x_B1_reg_n_0_[73]\,
      Q(68) => \in4x_B1_reg_n_0_[72]\,
      Q(67) => \in4x_B1_reg_n_0_[71]\,
      Q(66) => \in4x_B1_reg_n_0_[70]\,
      Q(65) => \in4x_B1_reg_n_0_[69]\,
      Q(64) => \in4x_B1_reg_n_0_[68]\,
      Q(63) => \in4x_B1_reg_n_0_[67]\,
      Q(62) => \in4x_B1_reg_n_0_[66]\,
      Q(61) => \in4x_B1_reg_n_0_[65]\,
      Q(60) => \in4x_B1_reg_n_0_[64]\,
      Q(59) => \in4x_B1_reg_n_0_[63]\,
      Q(58) => \in4x_B1_reg_n_0_[62]\,
      Q(57) => \in4x_B1_reg_n_0_[61]\,
      Q(56) => \in4x_B1_reg_n_0_[60]\,
      Q(55) => \in4x_B1_reg_n_0_[59]\,
      Q(54) => \in4x_B1_reg_n_0_[58]\,
      Q(53) => \in4x_B1_reg_n_0_[57]\,
      Q(52) => \in4x_B1_reg_n_0_[56]\,
      Q(51) => \in4x_B1_reg_n_0_[55]\,
      Q(50) => \in4x_B1_reg_n_0_[54]\,
      Q(49) => \in4x_B1_reg_n_0_[53]\,
      Q(48) => \in4x_B1_reg_n_0_[52]\,
      Q(47) => \in4x_B1_reg_n_0_[51]\,
      Q(46) => \in4x_B1_reg_n_0_[50]\,
      Q(45) => \in4x_B1_reg_n_0_[49]\,
      Q(44) => \in4x_B1_reg_n_0_[48]\,
      Q(43) => \in4x_B1_reg_n_0_[47]\,
      Q(42) => \in4x_B1_reg_n_0_[46]\,
      Q(41) => \in4x_B1_reg_n_0_[45]\,
      Q(40) => \in4x_B1_reg_n_0_[44]\,
      Q(39) => \in4x_B1_reg_n_0_[43]\,
      Q(38) => \in4x_B1_reg_n_0_[42]\,
      Q(37) => \in4x_B1_reg_n_0_[41]\,
      Q(36) => \in4x_B1_reg_n_0_[40]\,
      Q(35) => \in4x_B1_reg_n_0_[39]\,
      Q(34) => \in4x_B1_reg_n_0_[38]\,
      Q(33) => \in4x_B1_reg_n_0_[37]\,
      Q(32) => \in4x_B1_reg_n_0_[36]\,
      Q(31) => \in4x_B1_reg_n_0_[35]\,
      Q(30) => \in4x_B1_reg_n_0_[34]\,
      Q(29) => \in4x_B1_reg_n_0_[33]\,
      Q(28) => \in4x_B1_reg_n_0_[32]\,
      Q(27) => \in4x_B1_reg_n_0_[31]\,
      Q(26) => \in4x_B1_reg_n_0_[30]\,
      Q(25) => \in4x_B1_reg_n_0_[29]\,
      Q(24) => \in4x_B1_reg_n_0_[28]\,
      Q(23) => \in4x_B1_reg_n_0_[27]\,
      Q(22) => \in4x_B1_reg_n_0_[26]\,
      Q(21) => \in4x_B1_reg_n_0_[25]\,
      Q(20) => \in4x_B1_reg_n_0_[24]\,
      Q(19) => \in4x_B1_reg_n_0_[23]\,
      Q(18) => \in4x_B1_reg_n_0_[22]\,
      Q(17) => \in4x_B1_reg_n_0_[21]\,
      Q(16) => \in4x_B1_reg_n_0_[20]\,
      Q(15) => \in4x_B1_reg_n_0_[19]\,
      Q(14) => \in4x_B1_reg_n_0_[18]\,
      Q(13) => \in4x_B1_reg_n_0_[17]\,
      Q(12) => \in4x_B1_reg_n_0_[16]\,
      Q(11) => \in4x_B1_reg_n_0_[15]\,
      Q(10) => \in4x_B1_reg_n_0_[14]\,
      Q(9) => \in4x_B1_reg_n_0_[13]\,
      Q(8) => \in4x_B1_reg_n_0_[12]\,
      Q(7) => \in4x_B1_reg_n_0_[11]\,
      Q(6) => \in4x_B1_reg_n_0_[10]\,
      Q(5) => \in4x_B1_reg_n_0_[9]\,
      Q(4) => \in4x_B1_reg_n_0_[8]\,
      Q(3) => \in4x_B1_reg_n_0_[7]\,
      Q(2) => \in4x_B1_reg_n_0_[6]\,
      Q(1) => \in4x_B1_reg_n_0_[5]\,
      Q(0) => \in4x_B1_reg_n_0_[4]\,
      \result_DDR_B1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_DDR_B1_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_DDR_B1_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_rising_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53
     port map (
      D(15 downto 0) => in_DDR_O2(15 downto 0),
      Q(69) => \in4x_O2_reg_n_0_[73]\,
      Q(68) => \in4x_O2_reg_n_0_[72]\,
      Q(67) => \in4x_O2_reg_n_0_[71]\,
      Q(66) => \in4x_O2_reg_n_0_[70]\,
      Q(65) => \in4x_O2_reg_n_0_[69]\,
      Q(64) => \in4x_O2_reg_n_0_[68]\,
      Q(63) => \in4x_O2_reg_n_0_[67]\,
      Q(62) => \in4x_O2_reg_n_0_[66]\,
      Q(61) => \in4x_O2_reg_n_0_[65]\,
      Q(60) => \in4x_O2_reg_n_0_[64]\,
      Q(59) => \in4x_O2_reg_n_0_[63]\,
      Q(58) => \in4x_O2_reg_n_0_[62]\,
      Q(57) => \in4x_O2_reg_n_0_[61]\,
      Q(56) => \in4x_O2_reg_n_0_[60]\,
      Q(55) => \in4x_O2_reg_n_0_[59]\,
      Q(54) => \in4x_O2_reg_n_0_[58]\,
      Q(53) => \in4x_O2_reg_n_0_[57]\,
      Q(52) => \in4x_O2_reg_n_0_[56]\,
      Q(51) => \in4x_O2_reg_n_0_[55]\,
      Q(50) => \in4x_O2_reg_n_0_[54]\,
      Q(49) => \in4x_O2_reg_n_0_[53]\,
      Q(48) => \in4x_O2_reg_n_0_[52]\,
      Q(47) => \in4x_O2_reg_n_0_[51]\,
      Q(46) => \in4x_O2_reg_n_0_[50]\,
      Q(45) => \in4x_O2_reg_n_0_[49]\,
      Q(44) => \in4x_O2_reg_n_0_[48]\,
      Q(43) => \in4x_O2_reg_n_0_[47]\,
      Q(42) => \in4x_O2_reg_n_0_[46]\,
      Q(41) => \in4x_O2_reg_n_0_[45]\,
      Q(40) => \in4x_O2_reg_n_0_[44]\,
      Q(39) => \in4x_O2_reg_n_0_[43]\,
      Q(38) => \in4x_O2_reg_n_0_[42]\,
      Q(37) => \in4x_O2_reg_n_0_[41]\,
      Q(36) => \in4x_O2_reg_n_0_[40]\,
      Q(35) => \in4x_O2_reg_n_0_[39]\,
      Q(34) => \in4x_O2_reg_n_0_[38]\,
      Q(33) => \in4x_O2_reg_n_0_[37]\,
      Q(32) => \in4x_O2_reg_n_0_[36]\,
      Q(31) => \in4x_O2_reg_n_0_[35]\,
      Q(30) => \in4x_O2_reg_n_0_[34]\,
      Q(29) => \in4x_O2_reg_n_0_[33]\,
      Q(28) => \in4x_O2_reg_n_0_[32]\,
      Q(27) => \in4x_O2_reg_n_0_[31]\,
      Q(26) => \in4x_O2_reg_n_0_[30]\,
      Q(25) => \in4x_O2_reg_n_0_[29]\,
      Q(24) => \in4x_O2_reg_n_0_[28]\,
      Q(23) => \in4x_O2_reg_n_0_[27]\,
      Q(22) => \in4x_O2_reg_n_0_[26]\,
      Q(21) => \in4x_O2_reg_n_0_[25]\,
      Q(20) => \in4x_O2_reg_n_0_[24]\,
      Q(19) => \in4x_O2_reg_n_0_[23]\,
      Q(18) => \in4x_O2_reg_n_0_[22]\,
      Q(17) => \in4x_O2_reg_n_0_[21]\,
      Q(16) => \in4x_O2_reg_n_0_[20]\,
      Q(15) => \in4x_O2_reg_n_0_[19]\,
      Q(14) => \in4x_O2_reg_n_0_[18]\,
      Q(13) => \in4x_O2_reg_n_0_[17]\,
      Q(12) => \in4x_O2_reg_n_0_[16]\,
      Q(11) => \in4x_O2_reg_n_0_[15]\,
      Q(10) => \in4x_O2_reg_n_0_[14]\,
      Q(9) => \in4x_O2_reg_n_0_[13]\,
      Q(8) => \in4x_O2_reg_n_0_[12]\,
      Q(7) => \in4x_O2_reg_n_0_[11]\,
      Q(6) => \in4x_O2_reg_n_0_[10]\,
      Q(5) => \in4x_O2_reg_n_0_[9]\,
      Q(4) => \in4x_O2_reg_n_0_[8]\,
      Q(3) => \in4x_O2_reg_n_0_[7]\,
      Q(2) => \in4x_O2_reg_n_0_[6]\,
      Q(1) => \in4x_O2_reg_n_0_[5]\,
      Q(0) => \in4x_O2_reg_n_0_[4]\,
      \result_DDR_O2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(27),
      \result_DDR_O2_reg[11]\ => \result_DDR_O2_reg[11]_0\,
      \result_DDR_O2_reg[15]\ => \result_DDR_O2_reg[15]_0\,
      \result_DDR_O2_reg[15]_0\ => \result_DDR_O2_reg[15]_1\,
      \result_DDR_O2_reg[1]\ => \result_DDR_O2_reg[1]_0\
    );
MISO_rising_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54
     port map (
      D(15 downto 0) => in_DDR_P1(15 downto 0),
      Q(69) => \in4x_P1_reg_n_0_[73]\,
      Q(68) => \in4x_P1_reg_n_0_[72]\,
      Q(67) => \in4x_P1_reg_n_0_[71]\,
      Q(66) => \in4x_P1_reg_n_0_[70]\,
      Q(65) => \in4x_P1_reg_n_0_[69]\,
      Q(64) => \in4x_P1_reg_n_0_[68]\,
      Q(63) => \in4x_P1_reg_n_0_[67]\,
      Q(62) => \in4x_P1_reg_n_0_[66]\,
      Q(61) => \in4x_P1_reg_n_0_[65]\,
      Q(60) => \in4x_P1_reg_n_0_[64]\,
      Q(59) => \in4x_P1_reg_n_0_[63]\,
      Q(58) => \in4x_P1_reg_n_0_[62]\,
      Q(57) => \in4x_P1_reg_n_0_[61]\,
      Q(56) => \in4x_P1_reg_n_0_[60]\,
      Q(55) => \in4x_P1_reg_n_0_[59]\,
      Q(54) => \in4x_P1_reg_n_0_[58]\,
      Q(53) => \in4x_P1_reg_n_0_[57]\,
      Q(52) => \in4x_P1_reg_n_0_[56]\,
      Q(51) => \in4x_P1_reg_n_0_[55]\,
      Q(50) => \in4x_P1_reg_n_0_[54]\,
      Q(49) => \in4x_P1_reg_n_0_[53]\,
      Q(48) => \in4x_P1_reg_n_0_[52]\,
      Q(47) => \in4x_P1_reg_n_0_[51]\,
      Q(46) => \in4x_P1_reg_n_0_[50]\,
      Q(45) => \in4x_P1_reg_n_0_[49]\,
      Q(44) => \in4x_P1_reg_n_0_[48]\,
      Q(43) => \in4x_P1_reg_n_0_[47]\,
      Q(42) => \in4x_P1_reg_n_0_[46]\,
      Q(41) => \in4x_P1_reg_n_0_[45]\,
      Q(40) => \in4x_P1_reg_n_0_[44]\,
      Q(39) => \in4x_P1_reg_n_0_[43]\,
      Q(38) => \in4x_P1_reg_n_0_[42]\,
      Q(37) => \in4x_P1_reg_n_0_[41]\,
      Q(36) => \in4x_P1_reg_n_0_[40]\,
      Q(35) => \in4x_P1_reg_n_0_[39]\,
      Q(34) => \in4x_P1_reg_n_0_[38]\,
      Q(33) => \in4x_P1_reg_n_0_[37]\,
      Q(32) => \in4x_P1_reg_n_0_[36]\,
      Q(31) => \in4x_P1_reg_n_0_[35]\,
      Q(30) => \in4x_P1_reg_n_0_[34]\,
      Q(29) => \in4x_P1_reg_n_0_[33]\,
      Q(28) => \in4x_P1_reg_n_0_[32]\,
      Q(27) => \in4x_P1_reg_n_0_[31]\,
      Q(26) => \in4x_P1_reg_n_0_[30]\,
      Q(25) => \in4x_P1_reg_n_0_[29]\,
      Q(24) => \in4x_P1_reg_n_0_[28]\,
      Q(23) => \in4x_P1_reg_n_0_[27]\,
      Q(22) => \in4x_P1_reg_n_0_[26]\,
      Q(21) => \in4x_P1_reg_n_0_[25]\,
      Q(20) => \in4x_P1_reg_n_0_[24]\,
      Q(19) => \in4x_P1_reg_n_0_[23]\,
      Q(18) => \in4x_P1_reg_n_0_[22]\,
      Q(17) => \in4x_P1_reg_n_0_[21]\,
      Q(16) => \in4x_P1_reg_n_0_[20]\,
      Q(15) => \in4x_P1_reg_n_0_[19]\,
      Q(14) => \in4x_P1_reg_n_0_[18]\,
      Q(13) => \in4x_P1_reg_n_0_[17]\,
      Q(12) => \in4x_P1_reg_n_0_[16]\,
      Q(11) => \in4x_P1_reg_n_0_[15]\,
      Q(10) => \in4x_P1_reg_n_0_[14]\,
      Q(9) => \in4x_P1_reg_n_0_[13]\,
      Q(8) => \in4x_P1_reg_n_0_[12]\,
      Q(7) => \in4x_P1_reg_n_0_[11]\,
      Q(6) => \in4x_P1_reg_n_0_[10]\,
      Q(5) => \in4x_P1_reg_n_0_[9]\,
      Q(4) => \in4x_P1_reg_n_0_[8]\,
      Q(3) => \in4x_P1_reg_n_0_[7]\,
      Q(2) => \in4x_P1_reg_n_0_[6]\,
      Q(1) => \in4x_P1_reg_n_0_[5]\,
      Q(0) => \in4x_P1_reg_n_0_[4]\,
      \result_DDR_P1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_DDR_P1_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_DDR_P1_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_DDR_P1_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_rising_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55
     port map (
      D(15 downto 0) => in_DDR_P2(15 downto 0),
      Q(69) => \in4x_P2_reg_n_0_[73]\,
      Q(68) => \in4x_P2_reg_n_0_[72]\,
      Q(67) => \in4x_P2_reg_n_0_[71]\,
      Q(66) => \in4x_P2_reg_n_0_[70]\,
      Q(65) => \in4x_P2_reg_n_0_[69]\,
      Q(64) => \in4x_P2_reg_n_0_[68]\,
      Q(63) => \in4x_P2_reg_n_0_[67]\,
      Q(62) => \in4x_P2_reg_n_0_[66]\,
      Q(61) => \in4x_P2_reg_n_0_[65]\,
      Q(60) => \in4x_P2_reg_n_0_[64]\,
      Q(59) => \in4x_P2_reg_n_0_[63]\,
      Q(58) => \in4x_P2_reg_n_0_[62]\,
      Q(57) => \in4x_P2_reg_n_0_[61]\,
      Q(56) => \in4x_P2_reg_n_0_[60]\,
      Q(55) => \in4x_P2_reg_n_0_[59]\,
      Q(54) => \in4x_P2_reg_n_0_[58]\,
      Q(53) => \in4x_P2_reg_n_0_[57]\,
      Q(52) => \in4x_P2_reg_n_0_[56]\,
      Q(51) => \in4x_P2_reg_n_0_[55]\,
      Q(50) => \in4x_P2_reg_n_0_[54]\,
      Q(49) => \in4x_P2_reg_n_0_[53]\,
      Q(48) => \in4x_P2_reg_n_0_[52]\,
      Q(47) => \in4x_P2_reg_n_0_[51]\,
      Q(46) => \in4x_P2_reg_n_0_[50]\,
      Q(45) => \in4x_P2_reg_n_0_[49]\,
      Q(44) => \in4x_P2_reg_n_0_[48]\,
      Q(43) => \in4x_P2_reg_n_0_[47]\,
      Q(42) => \in4x_P2_reg_n_0_[46]\,
      Q(41) => \in4x_P2_reg_n_0_[45]\,
      Q(40) => \in4x_P2_reg_n_0_[44]\,
      Q(39) => \in4x_P2_reg_n_0_[43]\,
      Q(38) => \in4x_P2_reg_n_0_[42]\,
      Q(37) => \in4x_P2_reg_n_0_[41]\,
      Q(36) => \in4x_P2_reg_n_0_[40]\,
      Q(35) => \in4x_P2_reg_n_0_[39]\,
      Q(34) => \in4x_P2_reg_n_0_[38]\,
      Q(33) => \in4x_P2_reg_n_0_[37]\,
      Q(32) => \in4x_P2_reg_n_0_[36]\,
      Q(31) => \in4x_P2_reg_n_0_[35]\,
      Q(30) => \in4x_P2_reg_n_0_[34]\,
      Q(29) => \in4x_P2_reg_n_0_[33]\,
      Q(28) => \in4x_P2_reg_n_0_[32]\,
      Q(27) => \in4x_P2_reg_n_0_[31]\,
      Q(26) => \in4x_P2_reg_n_0_[30]\,
      Q(25) => \in4x_P2_reg_n_0_[29]\,
      Q(24) => \in4x_P2_reg_n_0_[28]\,
      Q(23) => \in4x_P2_reg_n_0_[27]\,
      Q(22) => \in4x_P2_reg_n_0_[26]\,
      Q(21) => \in4x_P2_reg_n_0_[25]\,
      Q(20) => \in4x_P2_reg_n_0_[24]\,
      Q(19) => \in4x_P2_reg_n_0_[23]\,
      Q(18) => \in4x_P2_reg_n_0_[22]\,
      Q(17) => \in4x_P2_reg_n_0_[21]\,
      Q(16) => \in4x_P2_reg_n_0_[20]\,
      Q(15) => \in4x_P2_reg_n_0_[19]\,
      Q(14) => \in4x_P2_reg_n_0_[18]\,
      Q(13) => \in4x_P2_reg_n_0_[17]\,
      Q(12) => \in4x_P2_reg_n_0_[16]\,
      Q(11) => \in4x_P2_reg_n_0_[15]\,
      Q(10) => \in4x_P2_reg_n_0_[14]\,
      Q(9) => \in4x_P2_reg_n_0_[13]\,
      Q(8) => \in4x_P2_reg_n_0_[12]\,
      Q(7) => \in4x_P2_reg_n_0_[11]\,
      Q(6) => \in4x_P2_reg_n_0_[10]\,
      Q(5) => \in4x_P2_reg_n_0_[9]\,
      Q(4) => \in4x_P2_reg_n_0_[8]\,
      Q(3) => \in4x_P2_reg_n_0_[7]\,
      Q(2) => \in4x_P2_reg_n_0_[6]\,
      Q(1) => \in4x_P2_reg_n_0_[5]\,
      Q(0) => \in4x_P2_reg_n_0_[4]\,
      \result_DDR_P2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(31),
      \result_DDR_P2_reg[15]\ => \result_DDR_P2_reg[15]_0\,
      \result_DDR_P2_reg[15]_0\ => \result_DDR_P2_reg[15]_1\,
      \result_DDR_P2_reg[1]\ => \result_DDR_P2_reg[1]_0\
    );
MISO_rising_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56
     port map (
      D(15 downto 0) => in_DDR_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[73]\,
      Q(68) => \in4x_B2_reg_n_0_[72]\,
      Q(67) => \in4x_B2_reg_n_0_[71]\,
      Q(66) => \in4x_B2_reg_n_0_[70]\,
      Q(65) => \in4x_B2_reg_n_0_[69]\,
      Q(64) => \in4x_B2_reg_n_0_[68]\,
      Q(63) => \in4x_B2_reg_n_0_[67]\,
      Q(62) => \in4x_B2_reg_n_0_[66]\,
      Q(61) => \in4x_B2_reg_n_0_[65]\,
      Q(60) => \in4x_B2_reg_n_0_[64]\,
      Q(59) => \in4x_B2_reg_n_0_[63]\,
      Q(58) => \in4x_B2_reg_n_0_[62]\,
      Q(57) => \in4x_B2_reg_n_0_[61]\,
      Q(56) => \in4x_B2_reg_n_0_[60]\,
      Q(55) => \in4x_B2_reg_n_0_[59]\,
      Q(54) => \in4x_B2_reg_n_0_[58]\,
      Q(53) => \in4x_B2_reg_n_0_[57]\,
      Q(52) => \in4x_B2_reg_n_0_[56]\,
      Q(51) => \in4x_B2_reg_n_0_[55]\,
      Q(50) => \in4x_B2_reg_n_0_[54]\,
      Q(49) => \in4x_B2_reg_n_0_[53]\,
      Q(48) => \in4x_B2_reg_n_0_[52]\,
      Q(47) => \in4x_B2_reg_n_0_[51]\,
      Q(46) => \in4x_B2_reg_n_0_[50]\,
      Q(45) => \in4x_B2_reg_n_0_[49]\,
      Q(44) => \in4x_B2_reg_n_0_[48]\,
      Q(43) => \in4x_B2_reg_n_0_[47]\,
      Q(42) => \in4x_B2_reg_n_0_[46]\,
      Q(41) => \in4x_B2_reg_n_0_[45]\,
      Q(40) => \in4x_B2_reg_n_0_[44]\,
      Q(39) => \in4x_B2_reg_n_0_[43]\,
      Q(38) => \in4x_B2_reg_n_0_[42]\,
      Q(37) => \in4x_B2_reg_n_0_[41]\,
      Q(36) => \in4x_B2_reg_n_0_[40]\,
      Q(35) => \in4x_B2_reg_n_0_[39]\,
      Q(34) => \in4x_B2_reg_n_0_[38]\,
      Q(33) => \in4x_B2_reg_n_0_[37]\,
      Q(32) => \in4x_B2_reg_n_0_[36]\,
      Q(31) => \in4x_B2_reg_n_0_[35]\,
      Q(30) => \in4x_B2_reg_n_0_[34]\,
      Q(29) => \in4x_B2_reg_n_0_[33]\,
      Q(28) => \in4x_B2_reg_n_0_[32]\,
      Q(27) => \in4x_B2_reg_n_0_[31]\,
      Q(26) => \in4x_B2_reg_n_0_[30]\,
      Q(25) => \in4x_B2_reg_n_0_[29]\,
      Q(24) => \in4x_B2_reg_n_0_[28]\,
      Q(23) => \in4x_B2_reg_n_0_[27]\,
      Q(22) => \in4x_B2_reg_n_0_[26]\,
      Q(21) => \in4x_B2_reg_n_0_[25]\,
      Q(20) => \in4x_B2_reg_n_0_[24]\,
      Q(19) => \in4x_B2_reg_n_0_[23]\,
      Q(18) => \in4x_B2_reg_n_0_[22]\,
      Q(17) => \in4x_B2_reg_n_0_[21]\,
      Q(16) => \in4x_B2_reg_n_0_[20]\,
      Q(15) => \in4x_B2_reg_n_0_[19]\,
      Q(14) => \in4x_B2_reg_n_0_[18]\,
      Q(13) => \in4x_B2_reg_n_0_[17]\,
      Q(12) => \in4x_B2_reg_n_0_[16]\,
      Q(11) => \in4x_B2_reg_n_0_[15]\,
      Q(10) => \in4x_B2_reg_n_0_[14]\,
      Q(9) => \in4x_B2_reg_n_0_[13]\,
      Q(8) => \in4x_B2_reg_n_0_[12]\,
      Q(7) => \in4x_B2_reg_n_0_[11]\,
      Q(6) => \in4x_B2_reg_n_0_[10]\,
      Q(5) => \in4x_B2_reg_n_0_[9]\,
      Q(4) => \in4x_B2_reg_n_0_[8]\,
      Q(3) => \in4x_B2_reg_n_0_[7]\,
      Q(2) => \in4x_B2_reg_n_0_[6]\,
      Q(1) => \in4x_B2_reg_n_0_[5]\,
      Q(0) => \in4x_B2_reg_n_0_[4]\,
      \result_DDR_B2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 6),
      \result_DDR_B2_reg[15]\ => \result_DDR_B2_reg[15]_0\,
      \result_DDR_B2_reg[15]_0\ => \result_DDR_B2_reg[15]_1\
    );
MISO_rising_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57
     port map (
      D(15 downto 0) => in_DDR_C1(15 downto 0),
      Q(69) => \in4x_C1_reg_n_0_[73]\,
      Q(68) => \in4x_C1_reg_n_0_[72]\,
      Q(67) => \in4x_C1_reg_n_0_[71]\,
      Q(66) => \in4x_C1_reg_n_0_[70]\,
      Q(65) => \in4x_C1_reg_n_0_[69]\,
      Q(64) => \in4x_C1_reg_n_0_[68]\,
      Q(63) => \in4x_C1_reg_n_0_[67]\,
      Q(62) => \in4x_C1_reg_n_0_[66]\,
      Q(61) => \in4x_C1_reg_n_0_[65]\,
      Q(60) => \in4x_C1_reg_n_0_[64]\,
      Q(59) => \in4x_C1_reg_n_0_[63]\,
      Q(58) => \in4x_C1_reg_n_0_[62]\,
      Q(57) => \in4x_C1_reg_n_0_[61]\,
      Q(56) => \in4x_C1_reg_n_0_[60]\,
      Q(55) => \in4x_C1_reg_n_0_[59]\,
      Q(54) => \in4x_C1_reg_n_0_[58]\,
      Q(53) => \in4x_C1_reg_n_0_[57]\,
      Q(52) => \in4x_C1_reg_n_0_[56]\,
      Q(51) => \in4x_C1_reg_n_0_[55]\,
      Q(50) => \in4x_C1_reg_n_0_[54]\,
      Q(49) => \in4x_C1_reg_n_0_[53]\,
      Q(48) => \in4x_C1_reg_n_0_[52]\,
      Q(47) => \in4x_C1_reg_n_0_[51]\,
      Q(46) => \in4x_C1_reg_n_0_[50]\,
      Q(45) => \in4x_C1_reg_n_0_[49]\,
      Q(44) => \in4x_C1_reg_n_0_[48]\,
      Q(43) => \in4x_C1_reg_n_0_[47]\,
      Q(42) => \in4x_C1_reg_n_0_[46]\,
      Q(41) => \in4x_C1_reg_n_0_[45]\,
      Q(40) => \in4x_C1_reg_n_0_[44]\,
      Q(39) => \in4x_C1_reg_n_0_[43]\,
      Q(38) => \in4x_C1_reg_n_0_[42]\,
      Q(37) => \in4x_C1_reg_n_0_[41]\,
      Q(36) => \in4x_C1_reg_n_0_[40]\,
      Q(35) => \in4x_C1_reg_n_0_[39]\,
      Q(34) => \in4x_C1_reg_n_0_[38]\,
      Q(33) => \in4x_C1_reg_n_0_[37]\,
      Q(32) => \in4x_C1_reg_n_0_[36]\,
      Q(31) => \in4x_C1_reg_n_0_[35]\,
      Q(30) => \in4x_C1_reg_n_0_[34]\,
      Q(29) => \in4x_C1_reg_n_0_[33]\,
      Q(28) => \in4x_C1_reg_n_0_[32]\,
      Q(27) => \in4x_C1_reg_n_0_[31]\,
      Q(26) => \in4x_C1_reg_n_0_[30]\,
      Q(25) => \in4x_C1_reg_n_0_[29]\,
      Q(24) => \in4x_C1_reg_n_0_[28]\,
      Q(23) => \in4x_C1_reg_n_0_[27]\,
      Q(22) => \in4x_C1_reg_n_0_[26]\,
      Q(21) => \in4x_C1_reg_n_0_[25]\,
      Q(20) => \in4x_C1_reg_n_0_[24]\,
      Q(19) => \in4x_C1_reg_n_0_[23]\,
      Q(18) => \in4x_C1_reg_n_0_[22]\,
      Q(17) => \in4x_C1_reg_n_0_[21]\,
      Q(16) => \in4x_C1_reg_n_0_[20]\,
      Q(15) => \in4x_C1_reg_n_0_[19]\,
      Q(14) => \in4x_C1_reg_n_0_[18]\,
      Q(13) => \in4x_C1_reg_n_0_[17]\,
      Q(12) => \in4x_C1_reg_n_0_[16]\,
      Q(11) => \in4x_C1_reg_n_0_[15]\,
      Q(10) => \in4x_C1_reg_n_0_[14]\,
      Q(9) => \in4x_C1_reg_n_0_[13]\,
      Q(8) => \in4x_C1_reg_n_0_[12]\,
      Q(7) => \in4x_C1_reg_n_0_[11]\,
      Q(6) => \in4x_C1_reg_n_0_[10]\,
      Q(5) => \in4x_C1_reg_n_0_[9]\,
      Q(4) => \in4x_C1_reg_n_0_[8]\,
      Q(3) => \in4x_C1_reg_n_0_[7]\,
      Q(2) => \in4x_C1_reg_n_0_[6]\,
      Q(1) => \in4x_C1_reg_n_0_[5]\,
      Q(0) => \in4x_C1_reg_n_0_[4]\,
      \result_DDR_C1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_C1_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_DDR_C1_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_DDR_C1_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_rising_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58
     port map (
      D(15 downto 0) => in_DDR_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[73]\,
      Q(68) => \in4x_C2_reg_n_0_[72]\,
      Q(67) => \in4x_C2_reg_n_0_[71]\,
      Q(66) => \in4x_C2_reg_n_0_[70]\,
      Q(65) => \in4x_C2_reg_n_0_[69]\,
      Q(64) => \in4x_C2_reg_n_0_[68]\,
      Q(63) => \in4x_C2_reg_n_0_[67]\,
      Q(62) => \in4x_C2_reg_n_0_[66]\,
      Q(61) => \in4x_C2_reg_n_0_[65]\,
      Q(60) => \in4x_C2_reg_n_0_[64]\,
      Q(59) => \in4x_C2_reg_n_0_[63]\,
      Q(58) => \in4x_C2_reg_n_0_[62]\,
      Q(57) => \in4x_C2_reg_n_0_[61]\,
      Q(56) => \in4x_C2_reg_n_0_[60]\,
      Q(55) => \in4x_C2_reg_n_0_[59]\,
      Q(54) => \in4x_C2_reg_n_0_[58]\,
      Q(53) => \in4x_C2_reg_n_0_[57]\,
      Q(52) => \in4x_C2_reg_n_0_[56]\,
      Q(51) => \in4x_C2_reg_n_0_[55]\,
      Q(50) => \in4x_C2_reg_n_0_[54]\,
      Q(49) => \in4x_C2_reg_n_0_[53]\,
      Q(48) => \in4x_C2_reg_n_0_[52]\,
      Q(47) => \in4x_C2_reg_n_0_[51]\,
      Q(46) => \in4x_C2_reg_n_0_[50]\,
      Q(45) => \in4x_C2_reg_n_0_[49]\,
      Q(44) => \in4x_C2_reg_n_0_[48]\,
      Q(43) => \in4x_C2_reg_n_0_[47]\,
      Q(42) => \in4x_C2_reg_n_0_[46]\,
      Q(41) => \in4x_C2_reg_n_0_[45]\,
      Q(40) => \in4x_C2_reg_n_0_[44]\,
      Q(39) => \in4x_C2_reg_n_0_[43]\,
      Q(38) => \in4x_C2_reg_n_0_[42]\,
      Q(37) => \in4x_C2_reg_n_0_[41]\,
      Q(36) => \in4x_C2_reg_n_0_[40]\,
      Q(35) => \in4x_C2_reg_n_0_[39]\,
      Q(34) => \in4x_C2_reg_n_0_[38]\,
      Q(33) => \in4x_C2_reg_n_0_[37]\,
      Q(32) => \in4x_C2_reg_n_0_[36]\,
      Q(31) => \in4x_C2_reg_n_0_[35]\,
      Q(30) => \in4x_C2_reg_n_0_[34]\,
      Q(29) => \in4x_C2_reg_n_0_[33]\,
      Q(28) => \in4x_C2_reg_n_0_[32]\,
      Q(27) => \in4x_C2_reg_n_0_[31]\,
      Q(26) => \in4x_C2_reg_n_0_[30]\,
      Q(25) => \in4x_C2_reg_n_0_[29]\,
      Q(24) => \in4x_C2_reg_n_0_[28]\,
      Q(23) => \in4x_C2_reg_n_0_[27]\,
      Q(22) => \in4x_C2_reg_n_0_[26]\,
      Q(21) => \in4x_C2_reg_n_0_[25]\,
      Q(20) => \in4x_C2_reg_n_0_[24]\,
      Q(19) => \in4x_C2_reg_n_0_[23]\,
      Q(18) => \in4x_C2_reg_n_0_[22]\,
      Q(17) => \in4x_C2_reg_n_0_[21]\,
      Q(16) => \in4x_C2_reg_n_0_[20]\,
      Q(15) => \in4x_C2_reg_n_0_[19]\,
      Q(14) => \in4x_C2_reg_n_0_[18]\,
      Q(13) => \in4x_C2_reg_n_0_[17]\,
      Q(12) => \in4x_C2_reg_n_0_[16]\,
      Q(11) => \in4x_C2_reg_n_0_[15]\,
      Q(10) => \in4x_C2_reg_n_0_[14]\,
      Q(9) => \in4x_C2_reg_n_0_[13]\,
      Q(8) => \in4x_C2_reg_n_0_[12]\,
      Q(7) => \in4x_C2_reg_n_0_[11]\,
      Q(6) => \in4x_C2_reg_n_0_[10]\,
      Q(5) => \in4x_C2_reg_n_0_[9]\,
      Q(4) => \in4x_C2_reg_n_0_[8]\,
      Q(3) => \in4x_C2_reg_n_0_[7]\,
      Q(2) => \in4x_C2_reg_n_0_[6]\,
      Q(1) => \in4x_C2_reg_n_0_[5]\,
      Q(0) => \in4x_C2_reg_n_0_[4]\,
      \result_DDR_C2_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(11),
      \result_DDR_C2_reg[15]\ => \result_DDR_C2_reg[15]_0\,
      \result_DDR_C2_reg[15]_0\ => \result_DDR_C2_reg[15]_1\,
      \result_DDR_C2_reg[1]\ => \result_DDR_C2_reg[1]_0\
    );
MISO_rising_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59
     port map (
      D(15 downto 0) => in_DDR_D1(15 downto 0),
      Q(69) => \in4x_D1_reg_n_0_[73]\,
      Q(68) => \in4x_D1_reg_n_0_[72]\,
      Q(67) => \in4x_D1_reg_n_0_[71]\,
      Q(66) => \in4x_D1_reg_n_0_[70]\,
      Q(65) => \in4x_D1_reg_n_0_[69]\,
      Q(64) => \in4x_D1_reg_n_0_[68]\,
      Q(63) => \in4x_D1_reg_n_0_[67]\,
      Q(62) => \in4x_D1_reg_n_0_[66]\,
      Q(61) => \in4x_D1_reg_n_0_[65]\,
      Q(60) => \in4x_D1_reg_n_0_[64]\,
      Q(59) => \in4x_D1_reg_n_0_[63]\,
      Q(58) => \in4x_D1_reg_n_0_[62]\,
      Q(57) => \in4x_D1_reg_n_0_[61]\,
      Q(56) => \in4x_D1_reg_n_0_[60]\,
      Q(55) => \in4x_D1_reg_n_0_[59]\,
      Q(54) => \in4x_D1_reg_n_0_[58]\,
      Q(53) => \in4x_D1_reg_n_0_[57]\,
      Q(52) => \in4x_D1_reg_n_0_[56]\,
      Q(51) => \in4x_D1_reg_n_0_[55]\,
      Q(50) => \in4x_D1_reg_n_0_[54]\,
      Q(49) => \in4x_D1_reg_n_0_[53]\,
      Q(48) => \in4x_D1_reg_n_0_[52]\,
      Q(47) => \in4x_D1_reg_n_0_[51]\,
      Q(46) => \in4x_D1_reg_n_0_[50]\,
      Q(45) => \in4x_D1_reg_n_0_[49]\,
      Q(44) => \in4x_D1_reg_n_0_[48]\,
      Q(43) => \in4x_D1_reg_n_0_[47]\,
      Q(42) => \in4x_D1_reg_n_0_[46]\,
      Q(41) => \in4x_D1_reg_n_0_[45]\,
      Q(40) => \in4x_D1_reg_n_0_[44]\,
      Q(39) => \in4x_D1_reg_n_0_[43]\,
      Q(38) => \in4x_D1_reg_n_0_[42]\,
      Q(37) => \in4x_D1_reg_n_0_[41]\,
      Q(36) => \in4x_D1_reg_n_0_[40]\,
      Q(35) => \in4x_D1_reg_n_0_[39]\,
      Q(34) => \in4x_D1_reg_n_0_[38]\,
      Q(33) => \in4x_D1_reg_n_0_[37]\,
      Q(32) => \in4x_D1_reg_n_0_[36]\,
      Q(31) => \in4x_D1_reg_n_0_[35]\,
      Q(30) => \in4x_D1_reg_n_0_[34]\,
      Q(29) => \in4x_D1_reg_n_0_[33]\,
      Q(28) => \in4x_D1_reg_n_0_[32]\,
      Q(27) => \in4x_D1_reg_n_0_[31]\,
      Q(26) => \in4x_D1_reg_n_0_[30]\,
      Q(25) => \in4x_D1_reg_n_0_[29]\,
      Q(24) => \in4x_D1_reg_n_0_[28]\,
      Q(23) => \in4x_D1_reg_n_0_[27]\,
      Q(22) => \in4x_D1_reg_n_0_[26]\,
      Q(21) => \in4x_D1_reg_n_0_[25]\,
      Q(20) => \in4x_D1_reg_n_0_[24]\,
      Q(19) => \in4x_D1_reg_n_0_[23]\,
      Q(18) => \in4x_D1_reg_n_0_[22]\,
      Q(17) => \in4x_D1_reg_n_0_[21]\,
      Q(16) => \in4x_D1_reg_n_0_[20]\,
      Q(15) => \in4x_D1_reg_n_0_[19]\,
      Q(14) => \in4x_D1_reg_n_0_[18]\,
      Q(13) => \in4x_D1_reg_n_0_[17]\,
      Q(12) => \in4x_D1_reg_n_0_[16]\,
      Q(11) => \in4x_D1_reg_n_0_[15]\,
      Q(10) => \in4x_D1_reg_n_0_[14]\,
      Q(9) => \in4x_D1_reg_n_0_[13]\,
      Q(8) => \in4x_D1_reg_n_0_[12]\,
      Q(7) => \in4x_D1_reg_n_0_[11]\,
      Q(6) => \in4x_D1_reg_n_0_[10]\,
      Q(5) => \in4x_D1_reg_n_0_[9]\,
      Q(4) => \in4x_D1_reg_n_0_[8]\,
      Q(3) => \in4x_D1_reg_n_0_[7]\,
      Q(2) => \in4x_D1_reg_n_0_[6]\,
      Q(1) => \in4x_D1_reg_n_0_[5]\,
      Q(0) => \in4x_D1_reg_n_0_[4]\,
      \result_DDR_D1_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_DDR_D1_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_DDR_D1_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_rising_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60
     port map (
      D(15 downto 0) => in_DDR_D2(15 downto 0),
      Q(69) => \in4x_D2_reg_n_0_[73]\,
      Q(68) => \in4x_D2_reg_n_0_[72]\,
      Q(67) => \in4x_D2_reg_n_0_[71]\,
      Q(66) => \in4x_D2_reg_n_0_[70]\,
      Q(65) => \in4x_D2_reg_n_0_[69]\,
      Q(64) => \in4x_D2_reg_n_0_[68]\,
      Q(63) => \in4x_D2_reg_n_0_[67]\,
      Q(62) => \in4x_D2_reg_n_0_[66]\,
      Q(61) => \in4x_D2_reg_n_0_[65]\,
      Q(60) => \in4x_D2_reg_n_0_[64]\,
      Q(59) => \in4x_D2_reg_n_0_[63]\,
      Q(58) => \in4x_D2_reg_n_0_[62]\,
      Q(57) => \in4x_D2_reg_n_0_[61]\,
      Q(56) => \in4x_D2_reg_n_0_[60]\,
      Q(55) => \in4x_D2_reg_n_0_[59]\,
      Q(54) => \in4x_D2_reg_n_0_[58]\,
      Q(53) => \in4x_D2_reg_n_0_[57]\,
      Q(52) => \in4x_D2_reg_n_0_[56]\,
      Q(51) => \in4x_D2_reg_n_0_[55]\,
      Q(50) => \in4x_D2_reg_n_0_[54]\,
      Q(49) => \in4x_D2_reg_n_0_[53]\,
      Q(48) => \in4x_D2_reg_n_0_[52]\,
      Q(47) => \in4x_D2_reg_n_0_[51]\,
      Q(46) => \in4x_D2_reg_n_0_[50]\,
      Q(45) => \in4x_D2_reg_n_0_[49]\,
      Q(44) => \in4x_D2_reg_n_0_[48]\,
      Q(43) => \in4x_D2_reg_n_0_[47]\,
      Q(42) => \in4x_D2_reg_n_0_[46]\,
      Q(41) => \in4x_D2_reg_n_0_[45]\,
      Q(40) => \in4x_D2_reg_n_0_[44]\,
      Q(39) => \in4x_D2_reg_n_0_[43]\,
      Q(38) => \in4x_D2_reg_n_0_[42]\,
      Q(37) => \in4x_D2_reg_n_0_[41]\,
      Q(36) => \in4x_D2_reg_n_0_[40]\,
      Q(35) => \in4x_D2_reg_n_0_[39]\,
      Q(34) => \in4x_D2_reg_n_0_[38]\,
      Q(33) => \in4x_D2_reg_n_0_[37]\,
      Q(32) => \in4x_D2_reg_n_0_[36]\,
      Q(31) => \in4x_D2_reg_n_0_[35]\,
      Q(30) => \in4x_D2_reg_n_0_[34]\,
      Q(29) => \in4x_D2_reg_n_0_[33]\,
      Q(28) => \in4x_D2_reg_n_0_[32]\,
      Q(27) => \in4x_D2_reg_n_0_[31]\,
      Q(26) => \in4x_D2_reg_n_0_[30]\,
      Q(25) => \in4x_D2_reg_n_0_[29]\,
      Q(24) => \in4x_D2_reg_n_0_[28]\,
      Q(23) => \in4x_D2_reg_n_0_[27]\,
      Q(22) => \in4x_D2_reg_n_0_[26]\,
      Q(21) => \in4x_D2_reg_n_0_[25]\,
      Q(20) => \in4x_D2_reg_n_0_[24]\,
      Q(19) => \in4x_D2_reg_n_0_[23]\,
      Q(18) => \in4x_D2_reg_n_0_[22]\,
      Q(17) => \in4x_D2_reg_n_0_[21]\,
      Q(16) => \in4x_D2_reg_n_0_[20]\,
      Q(15) => \in4x_D2_reg_n_0_[19]\,
      Q(14) => \in4x_D2_reg_n_0_[18]\,
      Q(13) => \in4x_D2_reg_n_0_[17]\,
      Q(12) => \in4x_D2_reg_n_0_[16]\,
      Q(11) => \in4x_D2_reg_n_0_[15]\,
      Q(10) => \in4x_D2_reg_n_0_[14]\,
      Q(9) => \in4x_D2_reg_n_0_[13]\,
      Q(8) => \in4x_D2_reg_n_0_[12]\,
      Q(7) => \in4x_D2_reg_n_0_[11]\,
      Q(6) => \in4x_D2_reg_n_0_[10]\,
      Q(5) => \in4x_D2_reg_n_0_[9]\,
      Q(4) => \in4x_D2_reg_n_0_[8]\,
      Q(3) => \in4x_D2_reg_n_0_[7]\,
      Q(2) => \in4x_D2_reg_n_0_[6]\,
      Q(1) => \in4x_D2_reg_n_0_[5]\,
      Q(0) => \in4x_D2_reg_n_0_[4]\,
      \result_DDR_D2_reg[0]\(1 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 14),
      \result_DDR_D2_reg[15]\ => \result_DDR_D2_reg[15]_0\,
      \result_DDR_D2_reg[15]_0\ => \result_DDR_D2_reg[15]_1\
    );
MISO_rising_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61
     port map (
      D(15 downto 0) => in_DDR_E1(15 downto 0),
      Q(69) => \in4x_E1_reg_n_0_[73]\,
      Q(68) => \in4x_E1_reg_n_0_[72]\,
      Q(67) => \in4x_E1_reg_n_0_[71]\,
      Q(66) => \in4x_E1_reg_n_0_[70]\,
      Q(65) => \in4x_E1_reg_n_0_[69]\,
      Q(64) => \in4x_E1_reg_n_0_[68]\,
      Q(63) => \in4x_E1_reg_n_0_[67]\,
      Q(62) => \in4x_E1_reg_n_0_[66]\,
      Q(61) => \in4x_E1_reg_n_0_[65]\,
      Q(60) => \in4x_E1_reg_n_0_[64]\,
      Q(59) => \in4x_E1_reg_n_0_[63]\,
      Q(58) => \in4x_E1_reg_n_0_[62]\,
      Q(57) => \in4x_E1_reg_n_0_[61]\,
      Q(56) => \in4x_E1_reg_n_0_[60]\,
      Q(55) => \in4x_E1_reg_n_0_[59]\,
      Q(54) => \in4x_E1_reg_n_0_[58]\,
      Q(53) => \in4x_E1_reg_n_0_[57]\,
      Q(52) => \in4x_E1_reg_n_0_[56]\,
      Q(51) => \in4x_E1_reg_n_0_[55]\,
      Q(50) => \in4x_E1_reg_n_0_[54]\,
      Q(49) => \in4x_E1_reg_n_0_[53]\,
      Q(48) => \in4x_E1_reg_n_0_[52]\,
      Q(47) => \in4x_E1_reg_n_0_[51]\,
      Q(46) => \in4x_E1_reg_n_0_[50]\,
      Q(45) => \in4x_E1_reg_n_0_[49]\,
      Q(44) => \in4x_E1_reg_n_0_[48]\,
      Q(43) => \in4x_E1_reg_n_0_[47]\,
      Q(42) => \in4x_E1_reg_n_0_[46]\,
      Q(41) => \in4x_E1_reg_n_0_[45]\,
      Q(40) => \in4x_E1_reg_n_0_[44]\,
      Q(39) => \in4x_E1_reg_n_0_[43]\,
      Q(38) => \in4x_E1_reg_n_0_[42]\,
      Q(37) => \in4x_E1_reg_n_0_[41]\,
      Q(36) => \in4x_E1_reg_n_0_[40]\,
      Q(35) => \in4x_E1_reg_n_0_[39]\,
      Q(34) => \in4x_E1_reg_n_0_[38]\,
      Q(33) => \in4x_E1_reg_n_0_[37]\,
      Q(32) => \in4x_E1_reg_n_0_[36]\,
      Q(31) => \in4x_E1_reg_n_0_[35]\,
      Q(30) => \in4x_E1_reg_n_0_[34]\,
      Q(29) => \in4x_E1_reg_n_0_[33]\,
      Q(28) => \in4x_E1_reg_n_0_[32]\,
      Q(27) => \in4x_E1_reg_n_0_[31]\,
      Q(26) => \in4x_E1_reg_n_0_[30]\,
      Q(25) => \in4x_E1_reg_n_0_[29]\,
      Q(24) => \in4x_E1_reg_n_0_[28]\,
      Q(23) => \in4x_E1_reg_n_0_[27]\,
      Q(22) => \in4x_E1_reg_n_0_[26]\,
      Q(21) => \in4x_E1_reg_n_0_[25]\,
      Q(20) => \in4x_E1_reg_n_0_[24]\,
      Q(19) => \in4x_E1_reg_n_0_[23]\,
      Q(18) => \in4x_E1_reg_n_0_[22]\,
      Q(17) => \in4x_E1_reg_n_0_[21]\,
      Q(16) => \in4x_E1_reg_n_0_[20]\,
      Q(15) => \in4x_E1_reg_n_0_[19]\,
      Q(14) => \in4x_E1_reg_n_0_[18]\,
      Q(13) => \in4x_E1_reg_n_0_[17]\,
      Q(12) => \in4x_E1_reg_n_0_[16]\,
      Q(11) => \in4x_E1_reg_n_0_[15]\,
      Q(10) => \in4x_E1_reg_n_0_[14]\,
      Q(9) => \in4x_E1_reg_n_0_[13]\,
      Q(8) => \in4x_E1_reg_n_0_[12]\,
      Q(7) => \in4x_E1_reg_n_0_[11]\,
      Q(6) => \in4x_E1_reg_n_0_[10]\,
      Q(5) => \in4x_E1_reg_n_0_[9]\,
      Q(4) => \in4x_E1_reg_n_0_[8]\,
      Q(3) => \in4x_E1_reg_n_0_[7]\,
      Q(2) => \in4x_E1_reg_n_0_[6]\,
      Q(1) => \in4x_E1_reg_n_0_[5]\,
      Q(0) => \in4x_E1_reg_n_0_[4]\,
      \result_DDR_E1_reg[0]\(0) => \result_DDR_P2_reg[0]_0\(19),
      \result_DDR_E1_reg[15]\ => \result_DDR_E1_reg[15]_0\,
      \result_DDR_E1_reg[15]_0\ => \result_DDR_E1_reg[15]_1\,
      \result_DDR_E1_reg[1]\ => \result_DDR_E1_reg[1]_0\
    );
\MOSI_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A4AEF40"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \MOSI_cmd[0]_i_4_n_0\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => Q(1),
      I4 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_2_n_0\
    );
\MOSI_cmd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[0]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[0]\,
      O => \MOSI_cmd[0]_i_3_n_0\
    );
\MOSI_cmd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00BE00FFFF0000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => Q(2),
      I3 => \channel_reg_n_0_[2]\,
      I4 => Q(1),
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_4_n_0\
    );
\MOSI_cmd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[10]_i_2_n_0\,
      O => MOSI_cmd_selected(10)
    );
\MOSI_cmd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F8F0F08E8FF0F0"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[10]_i_2_n_0\
    );
\MOSI_cmd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[11]_i_2_n_0\,
      O => MOSI_cmd_selected(11)
    );
\MOSI_cmd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F08FF0F0"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[11]_i_2_n_0\
    );
\MOSI_cmd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[12]_i_2_n_0\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[12]_i_3_n_0\,
      O => MOSI_cmd_selected(12)
    );
\MOSI_cmd[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[12]_i_2_n_0\
    );
\MOSI_cmd[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => init_mode_reg_n_0,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[12]_i_3_n_0\
    );
\MOSI_cmd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[13]_i_2_n_0\,
      O => MOSI_cmd_selected(13)
    );
\MOSI_cmd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C80000000300"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[13]_i_2_n_0\
    );
\MOSI_cmd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[14]_i_3_n_0\,
      O => MOSI_cmd_selected(14)
    );
\MOSI_cmd[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_8_n_0\,
      I1 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I2 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[14]_i_2_n_0\
    );
\MOSI_cmd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00CC0000000300"
    )
        port map (
      I0 => \channel_reg_n_0_[0]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[14]_i_3_n_0\
    );
\MOSI_cmd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \MOSI_cmd[15]_i_1_n_0\
    );
\MOSI_cmd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => \MOSI_cmd[15]_i_5_n_0\,
      O => MOSI_cmd_selected(15)
    );
\MOSI_cmd[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \MOSI_cmd[15]_i_3_n_0\
    );
\MOSI_cmd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[15]_i_4_n_0\
    );
\MOSI_cmd[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFF00000000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[15]_i_5_n_0\
    );
\MOSI_cmd[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_6_n_0\
    );
\MOSI_cmd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001154"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_7_n_0\
    );
\MOSI_cmd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_8_n_0\
    );
\MOSI_cmd[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000454"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => init_mode_reg_n_0,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[15]_i_9_n_0\
    );
\MOSI_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[1]_i_2_n_0\,
      O => MOSI_cmd_selected(1)
    );
\MOSI_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000048CC0000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => Q(2),
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[1]_i_2_n_0\
    );
\MOSI_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[2]_i_2_n_0\,
      O => MOSI_cmd_selected(2)
    );
\MOSI_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000E00000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => Q(2),
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[2]_i_2_n_0\
    );
\MOSI_cmd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[3]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[3]_i_3_n_0\,
      O => MOSI_cmd_selected(3)
    );
\MOSI_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[3]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[3]\,
      O => \MOSI_cmd[3]_i_2_n_0\
    );
\MOSI_cmd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000300000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => Q(2),
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[3]_i_3_n_0\
    );
\MOSI_cmd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[4]_i_2_n_0\,
      I1 => \channel_reg_n_0_[5]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd[4]_i_3_n_0\,
      O => MOSI_cmd_selected(4)
    );
\MOSI_cmd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[4]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[4]\,
      O => \MOSI_cmd[4]_i_2_n_0\
    );
\MOSI_cmd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000C000000B000"
    )
        port map (
      I0 => Q(2),
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[2]\,
      O => \MOSI_cmd[4]_i_3_n_0\
    );
\MOSI_cmd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[5]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \MOSI_cmd_reg[5]_i_3_n_0\,
      O => MOSI_cmd_selected(5)
    );
\MOSI_cmd[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[5]_i_2_n_0\
    );
\MOSI_cmd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000000088"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => init_mode_reg_n_0,
      I2 => Q(1),
      I3 => \channel_reg_n_0_[0]\,
      I4 => Q(2),
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[5]_i_4_n_0\
    );
\MOSI_cmd[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20300000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => init_mode_reg_n_0,
      I3 => Q(2),
      I4 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[5]_i_5_n_0\
    );
\MOSI_cmd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0E0E0E0"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[3]\,
      O => \MOSI_cmd[6]_i_2_n_0\
    );
\MOSI_cmd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[6]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[6]\,
      O => \MOSI_cmd[6]_i_3_n_0\
    );
\MOSI_cmd[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[6]_i_4_n_0\
    );
\MOSI_cmd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => init_mode_reg_n_0,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[6]_i_5_n_0\
    );
\MOSI_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[7]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \MOSI_cmd[7]_i_3_n_0\,
      O => MOSI_cmd_selected(7)
    );
\MOSI_cmd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => init_mode_reg_n_0,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \MOSI_cmd[7]_i_2_n_0\
    );
\MOSI_cmd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00000A1A0000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[1]\,
      O => \MOSI_cmd[7]_i_3_n_0\
    );
\MOSI_cmd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF88890000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => init_mode_reg_n_0,
      I5 => \channel_reg_n_0_[0]\,
      O => \MOSI_cmd[8]_i_2_n_0\
    );
\MOSI_cmd[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[8]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[8]_i_3_n_0\
    );
\MOSI_cmd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000EFFFFFFF0000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[4]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[9]_i_2_n_0\
    );
\MOSI_cmd[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_8_n_0\,
      I2 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I3 => \MOSI_cmd[15]_i_7_n_0\,
      I4 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[9]_i_3_n_0\
    );
\MOSI_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(0),
      Q => \MOSI_cmd_reg_n_0_[0]\,
      R => '0'
    );
\MOSI_cmd_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[0]_i_2_n_0\,
      I1 => \MOSI_cmd[0]_i_3_n_0\,
      O => MOSI_cmd_selected(0),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(10),
      Q => p_10_in,
      R => '0'
    );
\MOSI_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(11),
      Q => p_11_in,
      R => '0'
    );
\MOSI_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(12),
      Q => p_12_in,
      R => '0'
    );
\MOSI_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(13),
      Q => p_13_in,
      R => '0'
    );
\MOSI_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(14),
      Q => p_14_in,
      R => '0'
    );
\MOSI_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(15),
      Q => \MOSI_cmd_reg_n_0_[15]\,
      R => '0'
    );
\MOSI_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(1),
      Q => p_1_in,
      R => '0'
    );
\MOSI_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(2),
      Q => p_2_in,
      R => '0'
    );
\MOSI_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(3),
      Q => p_3_in,
      R => '0'
    );
\MOSI_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(4),
      Q => p_4_in,
      R => '0'
    );
\MOSI_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(5),
      Q => p_5_in,
      R => '0'
    );
\MOSI_cmd_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[5]_i_4_n_0\,
      I1 => \MOSI_cmd[5]_i_5_n_0\,
      O => \MOSI_cmd_reg[5]_i_3_n_0\,
      S => \channel_reg_n_0_[3]\
    );
\MOSI_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(6),
      Q => p_6_in,
      R => '0'
    );
\MOSI_cmd_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[6]_i_2_n_0\,
      I1 => \MOSI_cmd[6]_i_3_n_0\,
      O => MOSI_cmd_selected(6),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(7),
      Q => p_7_in,
      R => '0'
    );
\MOSI_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(8),
      Q => p_8_in,
      R => '0'
    );
\MOSI_cmd_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[8]_i_2_n_0\,
      I1 => \MOSI_cmd[8]_i_3_n_0\,
      O => MOSI_cmd_selected(8),
      S => \channel_reg_n_0_[5]\
    );
\MOSI_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(9),
      Q => p_9_in,
      R => '0'
    );
\MOSI_cmd_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[9]_i_2_n_0\,
      I1 => \MOSI_cmd[9]_i_3_n_0\,
      O => MOSI_cmd_selected(9),
      S => \channel_reg_n_0_[5]\
    );
MOSI_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MOSI,
      I1 => MOSI_reg_i_3_n_0,
      I2 => \^mosi1\,
      O => MOSI_i_1_n_0
    );
MOSI_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_8_in,
      I1 => main_state(2),
      I2 => p_9_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_14_n_0,
      O => MOSI_i_10_n_0
    );
MOSI_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_6_in,
      I1 => main_state(2),
      I2 => p_7_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_11_n_0
    );
MOSI_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_2_in,
      I1 => main_state(2),
      I2 => p_3_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_12_n_0
    );
MOSI_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_14_in,
      I1 => main_state(2),
      I2 => \MOSI_cmd_reg_n_0_[15]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_13_n_0
    );
MOSI_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_10_in,
      I1 => main_state(2),
      I2 => p_11_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => MOSI_i_14_n_0
    );
MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => MOSI_reg_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => MOSI_i_5_n_0,
      I3 => main_state(4),
      I4 => MOSI_i_6_n_0,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => MOSI
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_4_in,
      I1 => main_state(2),
      I2 => p_5_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_11_n_0,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \MOSI_cmd_reg_n_0_[0]\,
      I1 => main_state(2),
      I2 => p_1_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_12_n_0,
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FF01"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_12_in,
      I1 => main_state(2),
      I2 => p_13_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => MOSI_i_13_n_0,
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => MOSI_i_1_n_0,
      Q => \^mosi1\,
      R => \^s00_axi_aresetn_0\
    );
MOSI_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_7_n_0,
      I1 => MOSI_i_8_n_0,
      O => MOSI_reg_i_3_n_0,
      S => \FSM_sequential_main_state_reg[6]_rep_n_0\
    );
MOSI_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_9_n_0,
      I1 => MOSI_i_10_n_0,
      O => MOSI_reg_i_4_n_0,
      S => main_state(4)
    );
M_AXIS_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flag_lastBatch_250M,
      I1 => tlast_flag_bit,
      O => M_AXIS_tlast
    );
SCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555556"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      O => SCLK_i_1_n_0
    );
SCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SCLK_i_1_n_0,
      Q => SCLK,
      R => \^s00_axi_aresetn_0\
    );
SPI_running_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => SPI_running_i_2_n_0,
      I3 => SPI_running_reg_n_0,
      O => SPI_running_i_1_n_0
    );
SPI_running_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => SPI_running_i_2_n_0
    );
SPI_running_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SPI_running_i_1_n_0,
      Q => SPI_running_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      O => \ZCheck_channel[0]_i_1_n_0\
    );
\ZCheck_channel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(1)
    );
\ZCheck_channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[0]\,
      I2 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(2)
    );
\ZCheck_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(3)
    );
\ZCheck_channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      O => \ZCheck_channel__0\(4)
    );
\ZCheck_channel[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_channel
    );
\ZCheck_channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      I5 => \ZCheck_channel_reg_n_0_[5]\,
      O => \ZCheck_channel__0\(5)
    );
\ZCheck_channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_4_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_channel[5]_i_3_n_0\
    );
\ZCheck_channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop1,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_channel[5]_i_4_n_0\
    );
\ZCheck_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel[0]_i_1_n_0\,
      Q => \ZCheck_channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(1),
      Q => \ZCheck_channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(2),
      Q => \ZCheck_channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(3),
      Q => \ZCheck_channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(4),
      Q => \ZCheck_channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(5),
      Q => \ZCheck_channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_1[0]_i_1_n_0\
    );
\ZCheck_cmd_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_cmd_10_out(14)
    );
\ZCheck_cmd_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_1[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_cmd_1
    );
\ZCheck_cmd_1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count[4]_i_6_n_0\,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_cmd_1[15]_i_2_n_0\
    );
\ZCheck_cmd_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(8),
      O => ZCheck_cmd_10_out(3)
    );
\ZCheck_cmd_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(9),
      O => ZCheck_cmd_10_out(4)
    );
\ZCheck_cmd_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_1[6]_i_1_n_0\
    );
\ZCheck_cmd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[0]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(14),
      Q => \ZCheck_cmd_1_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => '1',
      Q => \ZCheck_cmd_1_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(3),
      Q => \ZCheck_cmd_1_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(4),
      Q => \ZCheck_cmd_1_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[6]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF0F3F0FF2"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(0)
    );
\ZCheck_cmd_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_2[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_cmd_2
    );
\ZCheck_cmd_2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \ZCheck_cmd_2[15]_i_3_n_0\,
      O => \ZCheck_cmd_2[15]_i_2_n_0\
    );
\ZCheck_cmd_2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      O => \ZCheck_cmd_2[15]_i_3_n_0\
    );
\ZCheck_cmd_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000505055A5554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(1)
    );
\ZCheck_cmd_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2211221111991198"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_channel_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(2)
    );
\ZCheck_cmd_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000014145252E9E8"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_channel_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(3)
    );
\ZCheck_cmd_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A05AA00AA0AA4"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(4)
    );
\ZCheck_cmd_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515202011115554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_2__0\(5)
    );
\ZCheck_cmd_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105672"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(6)
    );
\ZCheck_cmd_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151514"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(7)
    );
\ZCheck_cmd_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_cmd_2__0\(8)
    );
\ZCheck_cmd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(0),
      Q => \ZCheck_cmd_2_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => '1',
      Q => \ZCheck_cmd_2_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(1),
      Q => \ZCheck_cmd_2_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(2),
      Q => \ZCheck_cmd_2_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(3),
      Q => \ZCheck_cmd_2_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(4),
      Q => \ZCheck_cmd_2_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(5),
      Q => \ZCheck_cmd_2_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(6),
      Q => \ZCheck_cmd_2_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(7),
      Q => \ZCheck_cmd_2_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(8),
      Q => \ZCheck_cmd_2_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[0]_i_2_n_0\,
      O => ZCheck_command_count(0)
    );
\ZCheck_command_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[0]_i_2_n_0\
    );
\ZCheck_command_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[1]_i_2_n_0\,
      O => ZCheck_command_count(1)
    );
\ZCheck_command_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[1]_i_2_n_0\
    );
\ZCheck_command_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[2]_i_2_n_0\,
      O => ZCheck_command_count(2)
    );
\ZCheck_command_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[2]_i_2_n_0\
    );
\ZCheck_command_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[3]_i_2_n_0\,
      O => ZCheck_command_count(3)
    );
\ZCheck_command_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_command_count[3]_i_2_n_0\
    );
\ZCheck_command_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_command_count[4]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \ZCheck_command_count[4]_i_1_n_0\
    );
\ZCheck_command_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => main_state(3),
      I5 => \ZCheck_command_count[4]_i_5_n_0\,
      O => ZCheck_command_count(4)
    );
\ZCheck_command_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_command_count[4]_i_6_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_command_count[4]_i_3_n_0\
    );
\ZCheck_command_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(2),
      I4 => ZCheck_run1,
      O => \ZCheck_command_count[4]_i_4_n_0\
    );
\ZCheck_command_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000AAAA"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_command_count[4]_i_5_n_0\
    );
\ZCheck_command_count[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_command_count[4]_i_6_n_0\
    );
\ZCheck_command_count[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      O => \ZCheck_command_count[4]_i_7_n_0\
    );
\ZCheck_command_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(0),
      Q => \ZCheck_command_count_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(1),
      Q => \ZCheck_command_count_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(2),
      Q => \ZCheck_command_count_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(3),
      Q => \ZCheck_command_count_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(4),
      Q => \ZCheck_command_count_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_loop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => ZCheck_run1,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => ZCheck_loop_i_3_n_0,
      I4 => ZCheck_loop_reg_n_0,
      O => ZCheck_loop_i_1_n_0
    );
ZCheck_loop_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      O => ZCheck_run1
    );
ZCheck_loop_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => ZCheck_loop_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_loop_i_3_n_0
    );
ZCheck_loop_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \channel_reg_n_0_[2]\,
      O => ZCheck_run2
    );
ZCheck_loop_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ZCheck_loop_i_6_n_0,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => ZCheck_loop_i_5_n_0
    );
ZCheck_loop_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop2_in,
      I4 => ZCheck_loop1,
      I5 => ZCheck_loop_i_8_n_0,
      O => ZCheck_loop_i_6_n_0
    );
ZCheck_loop_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[3]\,
      I1 => \ZCheck_channel_reg_n_0_[5]\,
      I2 => \ZCheck_channel_reg_n_0_[4]\,
      I3 => \ZCheck_channel_reg_n_0_[2]\,
      I4 => \ZCheck_channel_reg_n_0_[0]\,
      I5 => \ZCheck_channel_reg_n_0_[1]\,
      O => ZCheck_loop2_in
    );
ZCheck_loop_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      O => ZCheck_loop_i_8_n_0
    );
ZCheck_loop_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_loop_i_1_n_0,
      Q => ZCheck_loop_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_run_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ZCheck_run,
      I1 => ZCheck_run_i_3_n_0,
      I2 => ZCheck_run_reg_n_0,
      O => ZCheck_run_i_1_n_0
    );
ZCheck_run_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run
    );
ZCheck_run_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_7_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_3_n_0
    );
ZCheck_run_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_8_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_4_n_0
    );
ZCheck_run_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => ZCheck_run0,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => ZCheck_run_i_5_n_0
    );
ZCheck_run_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => reg_risingEdge_impCheck,
      O => ZCheck_run0
    );
ZCheck_run_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_9_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_7_n_0
    );
ZCheck_run_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0000"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_8_n_0
    );
ZCheck_run_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_9_n_0
    );
ZCheck_run_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_run_i_1_n_0,
      Q => ZCheck_run_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => ZCheck_loop1,
      I2 => main_state(4),
      O => ZCheck_sine_cycle(0)
    );
\ZCheck_sine_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(1),
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => ZCheck_loop1,
      I3 => main_state(4),
      O => ZCheck_sine_cycle(1)
    );
\ZCheck_sine_cycle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(2),
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => ZCheck_loop1,
      I4 => main_state(4),
      O => ZCheck_sine_cycle(2)
    );
\ZCheck_sine_cycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => ZCheck_loop1,
      I5 => main_state(4),
      O => ZCheck_sine_cycle(3)
    );
\ZCheck_sine_cycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ZCheck_sine_cycle[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(4)
    );
\ZCheck_sine_cycle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => ZCheck_loop1,
      O => \ZCheck_sine_cycle[4]_i_2_n_0\
    );
\ZCheck_sine_cycle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle[5]_i_2_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(5)
    );
\ZCheck_sine_cycle[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(3),
      O => \ZCheck_sine_cycle[5]_i_2_n_0\
    );
\ZCheck_sine_cycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(6),
      I1 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(6)
    );
\ZCheck_sine_cycle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_sine_cycle[7]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \ZCheck_sine_cycle[7]_i_1_n_0\
    );
\ZCheck_sine_cycle[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(7),
      I1 => \ZCheck_sine_cycle__0\(6),
      I2 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I3 => ZCheck_loop1,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => ZCheck_sine_cycle(7)
    );
\ZCheck_sine_cycle[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle[7]_i_6_n_0\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => fifo_inst_i_4_n_0,
      I4 => \channel_reg_n_0_[3]\,
      I5 => \channel_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_3_n_0\
    );
\ZCheck_sine_cycle[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_4_n_0\
    );
\ZCheck_sine_cycle[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ZCheck_cmd_1_reg[4]_0\(7),
      I1 => \ZCheck_sine_cycle__0\(7),
      I2 => \ZCheck_cmd_1_reg[4]_0\(6),
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_sine_cycle[7]_i_7_n_0\,
      I5 => \ZCheck_sine_cycle[7]_i_8_n_0\,
      O => ZCheck_loop1
    );
\ZCheck_sine_cycle[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_6_n_0\
    );
\ZCheck_sine_cycle[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_cmd_1_reg[4]_0\(3),
      I2 => \ZCheck_cmd_1_reg[4]_0\(5),
      I3 => \ZCheck_sine_cycle__0\(5),
      I4 => \ZCheck_cmd_1_reg[4]_0\(4),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_7_n_0\
    );
\ZCheck_sine_cycle[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => \ZCheck_cmd_1_reg[4]_0\(0),
      I2 => \ZCheck_cmd_1_reg[4]_0\(2),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_cmd_1_reg[4]_0\(1),
      I5 => \ZCheck_sine_cycle__0\(1),
      O => \ZCheck_sine_cycle[7]_i_8_n_0\
    );
\ZCheck_sine_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(0),
      Q => \ZCheck_sine_cycle__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(1),
      Q => \ZCheck_sine_cycle__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(2),
      Q => \ZCheck_sine_cycle__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(3),
      Q => \ZCheck_sine_cycle__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(4),
      Q => \ZCheck_sine_cycle__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(5),
      Q => \ZCheck_sine_cycle__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(6),
      Q => \ZCheck_sine_cycle__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(7),
      Q => \ZCheck_sine_cycle__0\(7),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\channel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[0]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(0)
    );
\channel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF7"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \channel_reg_n_0_[0]\,
      O => \channel[0]_i_2_n_0\
    );
\channel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[1]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(1)
    );
\channel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C34"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \channel[1]_i_2_n_0\
    );
\channel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel[5]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(2)
    );
\channel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel[5]_i_3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(3)
    );
\channel[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[4]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(4)
    );
\channel[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[4]\,
      O => \channel[4]_i_2_n_0\
    );
\channel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel[5]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \channel[5]_i_1_n_0\
    );
\channel[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[5]_i_4_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => channel(5)
    );
\channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \channel[5]_i_3_n_0\
    );
\channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \channel[5]_i_4_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(0),
      Q => \channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(1),
      Q => \channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(2),
      Q => \channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(3),
      Q => \channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(4),
      Q => \channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(5),
      Q => \channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
fifo_inst: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_0
     port map (
      din(15) => \rhd_data_out_reg_n_0_[15]\,
      din(14) => \rhd_data_out_reg_n_0_[14]\,
      din(13) => \rhd_data_out_reg_n_0_[13]\,
      din(12) => \rhd_data_out_reg_n_0_[12]\,
      din(11) => \rhd_data_out_reg_n_0_[11]\,
      din(10) => \rhd_data_out_reg_n_0_[10]\,
      din(9) => \rhd_data_out_reg_n_0_[9]\,
      din(8) => \rhd_data_out_reg_n_0_[8]\,
      din(7) => \rhd_data_out_reg_n_0_[7]\,
      din(6) => \rhd_data_out_reg_n_0_[6]\,
      din(5) => \rhd_data_out_reg_n_0_[5]\,
      din(4) => \rhd_data_out_reg_n_0_[4]\,
      din(3) => \rhd_data_out_reg_n_0_[3]\,
      din(2) => \rhd_data_out_reg_n_0_[2]\,
      din(1) => \rhd_data_out_reg_n_0_[1]\,
      din(0) => \rhd_data_out_reg_n_0_[0]\,
      dout(63 downto 0) => data_fifo_out(63 downto 0),
      empty => empty,
      full => NLW_fifo_inst_full_UNCONNECTED,
      rd_clk => M_AXIS_ACLK,
      rd_en => rd_en0,
      rd_rst_busy => NLW_fifo_inst_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => valid_fifo_out,
      wr_clk => s00_axi_aclk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_wr_rst_busy_UNCONNECTED
    );
fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => SPI_running_reg_n_0,
      O => srst0
    );
fifo_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
        port map (
      I0 => rhd_valid_out_reg_n_0,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => fifo_inst_i_4_n_0,
      O => wr_en0
    );
fifo_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => M_AXIS_tready,
      I1 => empty,
      I2 => \^fifo_rstn\,
      O => rd_en0
    );
fifo_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      O => fifo_inst_i_4_n_0
    );
\in4x_A1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[10]_i_3_n_0\,
      O => \in4x_A1[10]_i_1_n_0\
    );
\in4x_A1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(10)
    );
\in4x_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[10]_i_3_n_0\
    );
\in4x_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[11]_i_1_n_0\
    );
\in4x_A1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(11)
    );
\in4x_A1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      O => \in4x_A1[11]_i_3_n_0\
    );
\in4x_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[12]_i_1_n_0\
    );
\in4x_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(12)
    );
\in4x_A1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[13]_i_1_n_0\
    );
\in4x_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(13)
    );
\in4x_A1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[14]_i_3_n_0\,
      O => \in4x_A1[14]_i_1_n_0\
    );
\in4x_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(14)
    );
\in4x_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[14]_i_3_n_0\
    );
\in4x_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[15]_i_3_n_0\,
      O => \in4x_A1[15]_i_1_n_0\
    );
\in4x_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(15)
    );
\in4x_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[15]_i_3_n_0\
    );
\in4x_A1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[16]_i_1_n_0\
    );
\in4x_A1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(16)
    );
\in4x_A1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[17]_i_1_n_0\
    );
\in4x_A1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(17)
    );
\in4x_A1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[18]_i_3_n_0\,
      O => \in4x_A1[18]_i_1_n_0\
    );
\in4x_A1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(18)
    );
\in4x_A1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[18]_i_3_n_0\
    );
\in4x_A1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[19]_i_1_n_0\
    );
\in4x_A1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(19)
    );
\in4x_A1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[20]_i_1_n_0\
    );
\in4x_A1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(20)
    );
\in4x_A1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[21]_i_1_n_0\
    );
\in4x_A1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(21)
    );
\in4x_A1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[22]_i_3_n_0\,
      O => \in4x_A1[22]_i_1_n_0\
    );
\in4x_A1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(22)
    );
\in4x_A1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[22]_i_3_n_0\
    );
\in4x_A1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[23]_i_3_n_0\,
      O => \in4x_A1[23]_i_1_n_0\
    );
\in4x_A1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(23)
    );
\in4x_A1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[23]_i_3_n_0\
    );
\in4x_A1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[24]_i_1_n_0\
    );
\in4x_A1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(24)
    );
\in4x_A1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[25]_i_1_n_0\
    );
\in4x_A1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(25)
    );
\in4x_A1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[26]_i_3_n_0\,
      O => \in4x_A1[26]_i_1_n_0\
    );
\in4x_A1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(26)
    );
\in4x_A1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[26]_i_3_n_0\
    );
\in4x_A1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[27]_i_1_n_0\
    );
\in4x_A1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I5 => main_state(2),
      O => in4x_A1(27)
    );
\in4x_A1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[27]_i_3_n_0\
    );
\in4x_A1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[28]_i_1_n_0\
    );
\in4x_A1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(28)
    );
\in4x_A1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[29]_i_1_n_0\
    );
\in4x_A1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(29)
    );
\in4x_A1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[2]_i_3_n_0\,
      O => \in4x_A1[2]_i_1_n_0\
    );
\in4x_A1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(2)
    );
\in4x_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[2]_i_3_n_0\
    );
\in4x_A1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[30]_i_3_n_0\,
      O => \in4x_A1[30]_i_1_n_0\
    );
\in4x_A1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(30)
    );
\in4x_A1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[30]_i_3_n_0\
    );
\in4x_A1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[31]_i_3_n_0\,
      O => \in4x_A1[31]_i_1_n_0\
    );
\in4x_A1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(31)
    );
\in4x_A1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      O => \in4x_A1[31]_i_3_n_0\
    );
\in4x_A1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[32]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[32]_i_1_n_0\
    );
\in4x_A1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(32)
    );
\in4x_A1[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[32]_i_3_n_0\
    );
\in4x_A1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[33]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[33]_i_1_n_0\
    );
\in4x_A1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(33)
    );
\in4x_A1[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[33]_i_3_n_0\
    );
\in4x_A1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[34]_i_3_n_0\,
      O => \in4x_A1[34]_i_1_n_0\
    );
\in4x_A1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(34)
    );
\in4x_A1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[34]_i_3_n_0\
    );
\in4x_A1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[35]_i_1_n_0\
    );
\in4x_A1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(35)
    );
\in4x_A1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[36]_i_1_n_0\
    );
\in4x_A1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(36)
    );
\in4x_A1[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[36]_i_3_n_0\
    );
\in4x_A1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[37]_i_1_n_0\
    );
\in4x_A1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(37)
    );
\in4x_A1[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[37]_i_3_n_0\
    );
\in4x_A1[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[38]_i_3_n_0\,
      O => \in4x_A1[38]_i_1_n_0\
    );
\in4x_A1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(38)
    );
\in4x_A1[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[38]_i_3_n_0\
    );
\in4x_A1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[39]_i_1_n_0\
    );
\in4x_A1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(39)
    );
\in4x_A1[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[39]_i_3_n_0\
    );
\in4x_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[3]_i_1_n_0\
    );
\in4x_A1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(3)
    );
\in4x_A1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A1[3]_i_3_n_0\
    );
\in4x_A1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[40]_i_1_n_0\
    );
\in4x_A1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(40)
    );
\in4x_A1[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[40]_i_3_n_0\
    );
\in4x_A1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[41]_i_1_n_0\
    );
\in4x_A1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(41)
    );
\in4x_A1[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[41]_i_3_n_0\
    );
\in4x_A1[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[42]_i_3_n_0\,
      O => \in4x_A1[42]_i_1_n_0\
    );
\in4x_A1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(42)
    );
\in4x_A1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[42]_i_3_n_0\
    );
\in4x_A1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[43]_i_1_n_0\
    );
\in4x_A1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(43)
    );
\in4x_A1[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_A1[43]_i_3_n_0\
    );
\in4x_A1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[44]_i_1_n_0\
    );
\in4x_A1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(44)
    );
\in4x_A1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[45]_i_1_n_0\
    );
\in4x_A1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(45)
    );
\in4x_A1[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[45]_i_3_n_0\
    );
\in4x_A1[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[46]_i_3_n_0\,
      O => \in4x_A1[46]_i_1_n_0\
    );
\in4x_A1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(46)
    );
\in4x_A1[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[46]_i_3_n_0\
    );
\in4x_A1[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[47]_i_3_n_0\,
      O => \in4x_A1[47]_i_1_n_0\
    );
\in4x_A1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(47)
    );
\in4x_A1[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[47]_i_3_n_0\
    );
\in4x_A1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[48]_i_1_n_0\
    );
\in4x_A1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(48)
    );
\in4x_A1[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[48]_i_3_n_0\
    );
\in4x_A1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[49]_i_1_n_0\
    );
\in4x_A1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(49)
    );
\in4x_A1[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[49]_i_3_n_0\
    );
\in4x_A1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[4]_i_1_n_0\
    );
\in4x_A1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_A1(4)
    );
\in4x_A1[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[50]_i_3_n_0\,
      O => \in4x_A1[50]_i_1_n_0\
    );
\in4x_A1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(50)
    );
\in4x_A1[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[50]_i_3_n_0\
    );
\in4x_A1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[51]_i_1_n_0\
    );
\in4x_A1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_A1(51)
    );
\in4x_A1[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => main_state(2),
      O => \in4x_A1[51]_i_3_n_0\
    );
\in4x_A1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[52]_i_1_n_0\
    );
\in4x_A1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(52)
    );
\in4x_A1[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      O => \in4x_A1[52]_i_3_n_0\
    );
\in4x_A1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[53]_i_1_n_0\
    );
\in4x_A1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(53)
    );
\in4x_A1[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[53]_i_3_n_0\
    );
\in4x_A1[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[54]_i_3_n_0\,
      O => \in4x_A1[54]_i_1_n_0\
    );
\in4x_A1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(54)
    );
\in4x_A1[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[54]_i_3_n_0\
    );
\in4x_A1[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[55]_i_3_n_0\,
      O => \in4x_A1[55]_i_1_n_0\
    );
\in4x_A1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(55)
    );
\in4x_A1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[55]_i_3_n_0\
    );
\in4x_A1[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_A1[55]_i_4_n_0\
    );
\in4x_A1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[56]_i_1_n_0\
    );
\in4x_A1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(56)
    );
\in4x_A1[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[56]_i_3_n_0\
    );
\in4x_A1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => main_state(5),
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[57]_i_1_n_0\
    );
\in4x_A1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(57)
    );
\in4x_A1[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A1[57]_i_3_n_0\
    );
\in4x_A1[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[58]_i_3_n_0\,
      O => \in4x_A1[58]_i_1_n_0\
    );
\in4x_A1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(58)
    );
\in4x_A1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[58]_i_3_n_0\
    );
\in4x_A1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[59]_i_1_n_0\
    );
\in4x_A1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(59)
    );
\in4x_A1[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[59]_i_3_n_0\
    );
\in4x_A1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[5]_i_1_n_0\
    );
\in4x_A1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(5)
    );
\in4x_A1[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[60]_i_3_n_0\,
      O => \in4x_A1[60]_i_1_n_0\
    );
\in4x_A1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(60)
    );
\in4x_A1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[60]_i_3_n_0\
    );
\in4x_A1[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[61]_i_3_n_0\,
      O => \in4x_A1[61]_i_1_n_0\
    );
\in4x_A1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(61)
    );
\in4x_A1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[61]_i_3_n_0\
    );
\in4x_A1[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[62]_i_3_n_0\,
      O => \in4x_A1[62]_i_1_n_0\
    );
\in4x_A1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(62)
    );
\in4x_A1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[62]_i_3_n_0\
    );
\in4x_A1[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[63]_i_3_n_0\,
      O => \in4x_A1[63]_i_1_n_0\
    );
\in4x_A1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__21_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(63)
    );
\in4x_A1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[63]_i_3_n_0\
    );
\in4x_A1[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[64]_i_3_n_0\,
      O => \in4x_A1[64]_i_1_n_0\
    );
\in4x_A1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(64)
    );
\in4x_A1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[64]_i_3_n_0\
    );
\in4x_A1[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[65]_i_3_n_0\,
      O => \in4x_A1[65]_i_1_n_0\
    );
\in4x_A1[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(65)
    );
\in4x_A1[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[65]_i_3_n_0\
    );
\in4x_A1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[66]_i_3_n_0\,
      O => \in4x_A1[66]_i_1_n_0\
    );
\in4x_A1[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(66)
    );
\in4x_A1[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[66]_i_3_n_0\
    );
\in4x_A1[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[67]_i_3_n_0\,
      O => \in4x_A1[67]_i_1_n_0\
    );
\in4x_A1[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_A1(67)
    );
\in4x_A1[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[67]_i_3_n_0\
    );
\in4x_A1[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[68]_i_3_n_0\,
      O => \in4x_A1[68]_i_1_n_0\
    );
\in4x_A1[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(68)
    );
\in4x_A1[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[68]_i_3_n_0\
    );
\in4x_A1[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[69]_i_3_n_0\,
      O => \in4x_A1[69]_i_1_n_0\
    );
\in4x_A1[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(69)
    );
\in4x_A1[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[69]_i_3_n_0\
    );
\in4x_A1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[6]_i_3_n_0\,
      O => \in4x_A1[6]_i_1_n_0\
    );
\in4x_A1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(6)
    );
\in4x_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      O => \in4x_A1[6]_i_3_n_0\
    );
\in4x_A1[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[70]_i_3_n_0\,
      O => \in4x_A1[70]_i_1_n_0\
    );
\in4x_A1[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(70)
    );
\in4x_A1[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[70]_i_3_n_0\
    );
\in4x_A1[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[71]_i_3_n_0\,
      O => \in4x_A1[71]_i_1_n_0\
    );
\in4x_A1[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_A1(71)
    );
\in4x_A1[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[71]_i_3_n_0\
    );
\in4x_A1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[72]_i_3_n_0\,
      O => \in4x_A1[72]_i_1_n_0\
    );
\in4x_A1[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_A,
      O => in4x_A1(72)
    );
\in4x_A1[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[72]_i_3_n_0\
    );
\in4x_A1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[73]_i_3_n_0\,
      O => \in4x_A1[73]_i_1_n_0\
    );
\in4x_A1[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__14_n_0\,
      I2 => main_state(2),
      I3 => MISO1_A,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_A1(73)
    );
\in4x_A1[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[73]_i_3_n_0\
    );
\in4x_A1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[7]_i_1_n_0\
    );
\in4x_A1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_A1(7)
    );
\in4x_A1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I4 => main_state(2),
      O => \in4x_A1[7]_i_3_n_0\
    );
\in4x_A1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[8]_i_1_n_0\
    );
\in4x_A1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_A1(8)
    );
\in4x_A1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[9]_i_1_n_0\
    );
\in4x_A1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(9)
    );
\in4x_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A1(10),
      Q => \in4x_A1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A1(11),
      Q => \in4x_A1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A1(12),
      Q => \in4x_A1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A1(20),
      Q => \in4x_A1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A1(21),
      Q => \in4x_A1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A1(22),
      Q => \in4x_A1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A1(23),
      Q => \in4x_A1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A1(24),
      Q => \in4x_A1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A1(25),
      Q => \in4x_A1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A1(26),
      Q => \in4x_A1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A1(27),
      Q => \in4x_A1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A1(28),
      Q => \in4x_A1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A1(2),
      Q => \in4x_A1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A1(36),
      Q => \in4x_A1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A1(37),
      Q => \in4x_A1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A1(38),
      Q => \in4x_A1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A1(39),
      Q => \in4x_A1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A1(3),
      Q => \in4x_A1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A1(40),
      Q => \in4x_A1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A1(41),
      Q => \in4x_A1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A1(42),
      Q => \in4x_A1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A1(43),
      Q => \in4x_A1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A1(44),
      Q => \in4x_A1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A1(4),
      Q => \in4x_A1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A1(52),
      Q => \in4x_A1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A1(53),
      Q => \in4x_A1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A1(54),
      Q => \in4x_A1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A1(55),
      Q => \in4x_A1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A1(56),
      Q => \in4x_A1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A1(57),
      Q => \in4x_A1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A1(58),
      Q => \in4x_A1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A1(59),
      Q => \in4x_A1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A1(5),
      Q => \in4x_A1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A1(60),
      Q => \in4x_A1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A1(64),
      Q => \in4x_A1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A1(65),
      Q => \in4x_A1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A1(66),
      Q => \in4x_A1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A1(67),
      Q => \in4x_A1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A1(68),
      Q => \in4x_A1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A1(69),
      Q => \in4x_A1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A1(6),
      Q => \in4x_A1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A1(70),
      Q => \in4x_A1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A1(71),
      Q => \in4x_A1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A1(72),
      Q => \in4x_A1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A1(73),
      Q => \in4x_A1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A1(7),
      Q => \in4x_A1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A1(8),
      Q => \in4x_A1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A1(9),
      Q => \in4x_A1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_A2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(10)
    );
\in4x_A2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(11)
    );
\in4x_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[11]_i_2_n_0\
    );
\in4x_A2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(12)
    );
\in4x_A2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(13)
    );
\in4x_A2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(14)
    );
\in4x_A2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(15)
    );
\in4x_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[15]_i_2_n_0\
    );
\in4x_A2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(16)
    );
\in4x_A2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(17)
    );
\in4x_A2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(18)
    );
\in4x_A2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(19)
    );
\in4x_A2[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[19]_i_2_n_0\
    );
\in4x_A2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(20)
    );
\in4x_A2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(21)
    );
\in4x_A2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(22)
    );
\in4x_A2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(23)
    );
\in4x_A2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[23]_i_2_n_0\
    );
\in4x_A2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(24)
    );
\in4x_A2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(25)
    );
\in4x_A2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(26)
    );
\in4x_A2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(27)
    );
\in4x_A2[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[27]_i_2_n_0\
    );
\in4x_A2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(28)
    );
\in4x_A2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(29)
    );
\in4x_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_A2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_A2(2)
    );
\in4x_A2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_A,
      O => \in4x_A2[2]_i_2_n_0\
    );
\in4x_A2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(30)
    );
\in4x_A2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(31)
    );
\in4x_A2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[31]_i_2_n_0\
    );
\in4x_A2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(32)
    );
\in4x_A2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(33)
    );
\in4x_A2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(34)
    );
\in4x_A2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(35)
    );
\in4x_A2[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[35]_i_2_n_0\
    );
\in4x_A2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(36)
    );
\in4x_A2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(37)
    );
\in4x_A2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(38)
    );
\in4x_A2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(39)
    );
\in4x_A2[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[39]_i_2_n_0\
    );
\in4x_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_A2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_A2(3)
    );
\in4x_A2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_A,
      O => \in4x_A2[3]_i_2_n_0\
    );
\in4x_A2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(40)
    );
\in4x_A2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(41)
    );
\in4x_A2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(42)
    );
\in4x_A2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(43)
    );
\in4x_A2[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[43]_i_2_n_0\
    );
\in4x_A2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(44)
    );
\in4x_A2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(45)
    );
\in4x_A2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(46)
    );
\in4x_A2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(47)
    );
\in4x_A2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[47]_i_2_n_0\
    );
\in4x_A2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(48)
    );
\in4x_A2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(49)
    );
\in4x_A2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(4)
    );
\in4x_A2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(50)
    );
\in4x_A2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(51)
    );
\in4x_A2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[51]_i_2_n_0\
    );
\in4x_A2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(52)
    );
\in4x_A2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(53)
    );
\in4x_A2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(54)
    );
\in4x_A2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(55)
    );
\in4x_A2[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[55]_i_2_n_0\
    );
\in4x_A2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(56)
    );
\in4x_A2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(57)
    );
\in4x_A2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(58)
    );
\in4x_A2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(59)
    );
\in4x_A2[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => \in4x_A2[59]_i_2_n_0\
    );
\in4x_A2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(5)
    );
\in4x_A2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(60)
    );
\in4x_A2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_A2(61)
    );
\in4x_A2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(62)
    );
\in4x_A2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_A2(63)
    );
\in4x_A2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(64)
    );
\in4x_A2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_A2(65)
    );
\in4x_A2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_A2(66)
    );
\in4x_A2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_A2(67)
    );
\in4x_A2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_A2(68)
    );
\in4x_A2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_A2(69)
    );
\in4x_A2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(6)
    );
\in4x_A2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_A2(70)
    );
\in4x_A2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_A2(71)
    );
\in4x_A2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_A,
      O => in4x_A2(72)
    );
\in4x_A2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_A,
      O => in4x_A2(73)
    );
\in4x_A2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(7)
    );
\in4x_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(2),
      O => \in4x_A2[7]_i_2_n_0\
    );
\in4x_A2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(8)
    );
\in4x_A2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(9)
    );
\in4x_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A2(10),
      Q => \in4x_A2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A2(11),
      Q => \in4x_A2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A2(12),
      Q => \in4x_A2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A2(13),
      Q => \in4x_A2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A2(14),
      Q => \in4x_A2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A2(15),
      Q => \in4x_A2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A2(16),
      Q => \in4x_A2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A2(17),
      Q => \in4x_A2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A2(18),
      Q => \in4x_A2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A2(19),
      Q => \in4x_A2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A2(20),
      Q => \in4x_A2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A2(21),
      Q => \in4x_A2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A2(22),
      Q => \in4x_A2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A2(23),
      Q => \in4x_A2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A2(24),
      Q => \in4x_A2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A2(25),
      Q => \in4x_A2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A2(26),
      Q => \in4x_A2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A2(27),
      Q => \in4x_A2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A2(28),
      Q => \in4x_A2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A2(29),
      Q => \in4x_A2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A2(2),
      Q => \in4x_A2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A2(30),
      Q => \in4x_A2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A2(31),
      Q => \in4x_A2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A2(32),
      Q => \in4x_A2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A2(33),
      Q => \in4x_A2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A2(34),
      Q => \in4x_A2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A2(35),
      Q => \in4x_A2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A2(36),
      Q => \in4x_A2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A2(37),
      Q => \in4x_A2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A2(38),
      Q => \in4x_A2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A2(39),
      Q => \in4x_A2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A2(3),
      Q => \in4x_A2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A2(40),
      Q => \in4x_A2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A2(41),
      Q => \in4x_A2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A2(42),
      Q => \in4x_A2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A2(43),
      Q => \in4x_A2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A2(44),
      Q => \in4x_A2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A2(45),
      Q => \in4x_A2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A2(46),
      Q => \in4x_A2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A2(47),
      Q => \in4x_A2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A2(48),
      Q => \in4x_A2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A2(49),
      Q => \in4x_A2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A2(4),
      Q => \in4x_A2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A2(50),
      Q => \in4x_A2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A2(51),
      Q => \in4x_A2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A2(52),
      Q => \in4x_A2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A2(53),
      Q => \in4x_A2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A2(54),
      Q => \in4x_A2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A2(55),
      Q => \in4x_A2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A2(56),
      Q => \in4x_A2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A2(57),
      Q => \in4x_A2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A2(58),
      Q => \in4x_A2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A2(59),
      Q => \in4x_A2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A2(5),
      Q => \in4x_A2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A2(60),
      Q => \in4x_A2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A2(61),
      Q => \in4x_A2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A2(62),
      Q => \in4x_A2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A2(63),
      Q => \in4x_A2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A2(64),
      Q => \in4x_A2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A2(65),
      Q => \in4x_A2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A2(66),
      Q => \in4x_A2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A2(67),
      Q => \in4x_A2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A2(68),
      Q => \in4x_A2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A2(69),
      Q => \in4x_A2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A2(6),
      Q => \in4x_A2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A2(70),
      Q => \in4x_A2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A2(71),
      Q => \in4x_A2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A2(72),
      Q => \in4x_A2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A2(73),
      Q => \in4x_A2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A2(7),
      Q => \in4x_A2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A2(8),
      Q => \in4x_A2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A2(9),
      Q => \in4x_A2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(10)
    );
\in4x_B1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(11)
    );
\in4x_B1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(12)
    );
\in4x_B1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(13)
    );
\in4x_B1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(14)
    );
\in4x_B1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(15)
    );
\in4x_B1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(16)
    );
\in4x_B1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(17)
    );
\in4x_B1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(18)
    );
\in4x_B1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(19)
    );
\in4x_B1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(20)
    );
\in4x_B1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(21)
    );
\in4x_B1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(22)
    );
\in4x_B1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(23)
    );
\in4x_B1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(24)
    );
\in4x_B1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(25)
    );
\in4x_B1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(26)
    );
\in4x_B1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(27)
    );
\in4x_B1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(28)
    );
\in4x_B1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(29)
    );
\in4x_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B1[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_B1(2)
    );
\in4x_B1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_B,
      O => \in4x_B1[2]_i_2_n_0\
    );
\in4x_B1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(30)
    );
\in4x_B1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(31)
    );
\in4x_B1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(32)
    );
\in4x_B1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(33)
    );
\in4x_B1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(34)
    );
\in4x_B1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(35)
    );
\in4x_B1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(36)
    );
\in4x_B1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(37)
    );
\in4x_B1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(38)
    );
\in4x_B1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(39)
    );
\in4x_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_B1(3)
    );
\in4x_B1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_B,
      O => \in4x_B1[3]_i_2_n_0\
    );
\in4x_B1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(40)
    );
\in4x_B1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(41)
    );
\in4x_B1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(42)
    );
\in4x_B1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(43)
    );
\in4x_B1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(44)
    );
\in4x_B1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(45)
    );
\in4x_B1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(46)
    );
\in4x_B1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(47)
    );
\in4x_B1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(48)
    );
\in4x_B1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(49)
    );
\in4x_B1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(4)
    );
\in4x_B1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(50)
    );
\in4x_B1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(51)
    );
\in4x_B1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(52)
    );
\in4x_B1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(53)
    );
\in4x_B1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(54)
    );
\in4x_B1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(55)
    );
\in4x_B1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(56)
    );
\in4x_B1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(57)
    );
\in4x_B1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(58)
    );
\in4x_B1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(59)
    );
\in4x_B1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(5)
    );
\in4x_B1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(60)
    );
\in4x_B1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_B1(61)
    );
\in4x_B1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(62)
    );
\in4x_B1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B1(63)
    );
\in4x_B1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(64)
    );
\in4x_B1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B1(65)
    );
\in4x_B1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B1(66)
    );
\in4x_B1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B1(67)
    );
\in4x_B1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B1(68)
    );
\in4x_B1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B1(69)
    );
\in4x_B1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(6)
    );
\in4x_B1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B1(70)
    );
\in4x_B1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B1(71)
    );
\in4x_B1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_B,
      O => in4x_B1(72)
    );
\in4x_B1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_B,
      O => in4x_B1(73)
    );
\in4x_B1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(7)
    );
\in4x_B1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(8)
    );
\in4x_B1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(9)
    );
\in4x_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B1(10),
      Q => \in4x_B1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B1(11),
      Q => \in4x_B1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B1(12),
      Q => \in4x_B1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B1(13),
      Q => \in4x_B1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B1(14),
      Q => \in4x_B1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B1(15),
      Q => \in4x_B1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B1(16),
      Q => \in4x_B1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B1(17),
      Q => \in4x_B1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B1(18),
      Q => \in4x_B1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B1(19),
      Q => \in4x_B1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B1(20),
      Q => \in4x_B1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B1(21),
      Q => \in4x_B1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B1(22),
      Q => \in4x_B1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B1(23),
      Q => \in4x_B1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B1(24),
      Q => \in4x_B1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B1(25),
      Q => \in4x_B1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B1(26),
      Q => \in4x_B1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B1(27),
      Q => \in4x_B1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B1(28),
      Q => \in4x_B1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B1(29),
      Q => \in4x_B1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B1(2),
      Q => \in4x_B1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B1(30),
      Q => \in4x_B1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B1(31),
      Q => \in4x_B1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B1(32),
      Q => \in4x_B1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B1(33),
      Q => \in4x_B1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B1(34),
      Q => \in4x_B1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B1(35),
      Q => \in4x_B1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B1(36),
      Q => \in4x_B1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B1(37),
      Q => \in4x_B1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B1(38),
      Q => \in4x_B1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B1(39),
      Q => \in4x_B1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B1(3),
      Q => \in4x_B1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B1(40),
      Q => \in4x_B1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B1(41),
      Q => \in4x_B1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B1(42),
      Q => \in4x_B1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B1(43),
      Q => \in4x_B1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B1(44),
      Q => \in4x_B1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B1(45),
      Q => \in4x_B1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B1(46),
      Q => \in4x_B1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B1(47),
      Q => \in4x_B1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B1(48),
      Q => \in4x_B1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B1(49),
      Q => \in4x_B1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B1(4),
      Q => \in4x_B1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B1(50),
      Q => \in4x_B1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B1(51),
      Q => \in4x_B1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B1(52),
      Q => \in4x_B1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B1(53),
      Q => \in4x_B1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B1(54),
      Q => \in4x_B1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B1(55),
      Q => \in4x_B1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B1(56),
      Q => \in4x_B1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B1(57),
      Q => \in4x_B1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B1(58),
      Q => \in4x_B1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B1(59),
      Q => \in4x_B1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B1(5),
      Q => \in4x_B1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B1(60),
      Q => \in4x_B1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B1(61),
      Q => \in4x_B1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B1(62),
      Q => \in4x_B1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B1(63),
      Q => \in4x_B1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B1(64),
      Q => \in4x_B1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B1(65),
      Q => \in4x_B1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B1(66),
      Q => \in4x_B1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B1(67),
      Q => \in4x_B1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B1(68),
      Q => \in4x_B1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B1(69),
      Q => \in4x_B1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B1(6),
      Q => \in4x_B1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B1(70),
      Q => \in4x_B1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B1(71),
      Q => \in4x_B1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B1(72),
      Q => \in4x_B1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B1(73),
      Q => \in4x_B1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B1(7),
      Q => \in4x_B1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B1(8),
      Q => \in4x_B1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B1(9),
      Q => \in4x_B1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(10)
    );
\in4x_B2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(11)
    );
\in4x_B2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(12)
    );
\in4x_B2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(13)
    );
\in4x_B2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(14)
    );
\in4x_B2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(15)
    );
\in4x_B2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(16)
    );
\in4x_B2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(17)
    );
\in4x_B2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(18)
    );
\in4x_B2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(19)
    );
\in4x_B2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(20)
    );
\in4x_B2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(21)
    );
\in4x_B2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(22)
    );
\in4x_B2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(23)
    );
\in4x_B2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(24)
    );
\in4x_B2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(25)
    );
\in4x_B2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(26)
    );
\in4x_B2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(27)
    );
\in4x_B2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(28)
    );
\in4x_B2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(29)
    );
\in4x_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_B2(2)
    );
\in4x_B2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_B,
      O => \in4x_B2[2]_i_2_n_0\
    );
\in4x_B2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(30)
    );
\in4x_B2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(31)
    );
\in4x_B2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(32)
    );
\in4x_B2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(33)
    );
\in4x_B2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(34)
    );
\in4x_B2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(35)
    );
\in4x_B2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(36)
    );
\in4x_B2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(37)
    );
\in4x_B2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(38)
    );
\in4x_B2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(39)
    );
\in4x_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_B2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_B2(3)
    );
\in4x_B2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_B,
      O => \in4x_B2[3]_i_2_n_0\
    );
\in4x_B2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(40)
    );
\in4x_B2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(41)
    );
\in4x_B2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(42)
    );
\in4x_B2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(43)
    );
\in4x_B2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(44)
    );
\in4x_B2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(45)
    );
\in4x_B2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(46)
    );
\in4x_B2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(47)
    );
\in4x_B2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(48)
    );
\in4x_B2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(49)
    );
\in4x_B2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(4)
    );
\in4x_B2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(50)
    );
\in4x_B2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(51)
    );
\in4x_B2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(52)
    );
\in4x_B2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(53)
    );
\in4x_B2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(54)
    );
\in4x_B2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(55)
    );
\in4x_B2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(56)
    );
\in4x_B2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(57)
    );
\in4x_B2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(58)
    );
\in4x_B2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(59)
    );
\in4x_B2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(5)
    );
\in4x_B2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(60)
    );
\in4x_B2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_B2(61)
    );
\in4x_B2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(62)
    );
\in4x_B2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_B2(63)
    );
\in4x_B2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(64)
    );
\in4x_B2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_B2(65)
    );
\in4x_B2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_B2(66)
    );
\in4x_B2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B2(67)
    );
\in4x_B2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B2(68)
    );
\in4x_B2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B2(69)
    );
\in4x_B2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(6)
    );
\in4x_B2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_B2(70)
    );
\in4x_B2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_B2(71)
    );
\in4x_B2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_B,
      O => in4x_B2(72)
    );
\in4x_B2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_B,
      O => in4x_B2(73)
    );
\in4x_B2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(7)
    );
\in4x_B2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(8)
    );
\in4x_B2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(9)
    );
\in4x_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B2(10),
      Q => \in4x_B2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B2(11),
      Q => \in4x_B2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B2(12),
      Q => \in4x_B2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B2(20),
      Q => \in4x_B2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B2(21),
      Q => \in4x_B2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B2(22),
      Q => \in4x_B2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B2(23),
      Q => \in4x_B2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B2(24),
      Q => \in4x_B2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B2(25),
      Q => \in4x_B2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B2(26),
      Q => \in4x_B2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B2(27),
      Q => \in4x_B2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B2(28),
      Q => \in4x_B2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B2(2),
      Q => \in4x_B2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B2(36),
      Q => \in4x_B2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B2(37),
      Q => \in4x_B2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B2(38),
      Q => \in4x_B2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B2(39),
      Q => \in4x_B2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B2(3),
      Q => \in4x_B2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B2(40),
      Q => \in4x_B2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B2(41),
      Q => \in4x_B2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B2(42),
      Q => \in4x_B2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B2(43),
      Q => \in4x_B2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B2(44),
      Q => \in4x_B2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B2(4),
      Q => \in4x_B2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B2(52),
      Q => \in4x_B2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B2(53),
      Q => \in4x_B2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B2(54),
      Q => \in4x_B2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B2(55),
      Q => \in4x_B2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B2(56),
      Q => \in4x_B2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B2(57),
      Q => \in4x_B2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B2(58),
      Q => \in4x_B2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B2(59),
      Q => \in4x_B2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B2(5),
      Q => \in4x_B2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B2(60),
      Q => \in4x_B2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B2(64),
      Q => \in4x_B2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B2(65),
      Q => \in4x_B2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B2(66),
      Q => \in4x_B2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B2(67),
      Q => \in4x_B2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B2(68),
      Q => \in4x_B2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B2(69),
      Q => \in4x_B2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B2(6),
      Q => \in4x_B2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B2(70),
      Q => \in4x_B2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B2(71),
      Q => \in4x_B2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B2(72),
      Q => \in4x_B2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B2(73),
      Q => \in4x_B2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B2(7),
      Q => \in4x_B2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B2(8),
      Q => \in4x_B2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B2(9),
      Q => \in4x_B2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(10)
    );
\in4x_C1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(11)
    );
\in4x_C1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(12)
    );
\in4x_C1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(13)
    );
\in4x_C1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(14)
    );
\in4x_C1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(15)
    );
\in4x_C1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(16)
    );
\in4x_C1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(17)
    );
\in4x_C1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(18)
    );
\in4x_C1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(19)
    );
\in4x_C1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(20)
    );
\in4x_C1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(21)
    );
\in4x_C1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(22)
    );
\in4x_C1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(23)
    );
\in4x_C1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(24)
    );
\in4x_C1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(25)
    );
\in4x_C1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(26)
    );
\in4x_C1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(27)
    );
\in4x_C1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(28)
    );
\in4x_C1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(29)
    );
\in4x_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C1[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_C1(2)
    );
\in4x_C1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO1_C,
      O => \in4x_C1[2]_i_2_n_0\
    );
\in4x_C1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(30)
    );
\in4x_C1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(31)
    );
\in4x_C1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(32)
    );
\in4x_C1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(33)
    );
\in4x_C1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(34)
    );
\in4x_C1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(35)
    );
\in4x_C1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(36)
    );
\in4x_C1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(37)
    );
\in4x_C1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(38)
    );
\in4x_C1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(39)
    );
\in4x_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C1[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_C1(3)
    );
\in4x_C1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_C,
      O => \in4x_C1[3]_i_2_n_0\
    );
\in4x_C1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(40)
    );
\in4x_C1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(41)
    );
\in4x_C1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(42)
    );
\in4x_C1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(43)
    );
\in4x_C1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(44)
    );
\in4x_C1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(45)
    );
\in4x_C1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(46)
    );
\in4x_C1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(47)
    );
\in4x_C1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(48)
    );
\in4x_C1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(49)
    );
\in4x_C1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(4)
    );
\in4x_C1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(50)
    );
\in4x_C1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(51)
    );
\in4x_C1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(52)
    );
\in4x_C1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(53)
    );
\in4x_C1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(54)
    );
\in4x_C1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(55)
    );
\in4x_C1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(56)
    );
\in4x_C1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(57)
    );
\in4x_C1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(58)
    );
\in4x_C1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(59)
    );
\in4x_C1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(5)
    );
\in4x_C1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(60)
    );
\in4x_C1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_C1(61)
    );
\in4x_C1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(62)
    );
\in4x_C1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C1(63)
    );
\in4x_C1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(64)
    );
\in4x_C1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C1(65)
    );
\in4x_C1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C1(66)
    );
\in4x_C1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C1(67)
    );
\in4x_C1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C1(68)
    );
\in4x_C1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C1(69)
    );
\in4x_C1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(6)
    );
\in4x_C1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C1(70)
    );
\in4x_C1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C1(71)
    );
\in4x_C1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_C,
      O => in4x_C1(72)
    );
\in4x_C1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO1_C,
      O => in4x_C1(73)
    );
\in4x_C1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(7)
    );
\in4x_C1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(8)
    );
\in4x_C1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(9)
    );
\in4x_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C1(10),
      Q => \in4x_C1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C1(11),
      Q => \in4x_C1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C1(12),
      Q => \in4x_C1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C1(13),
      Q => \in4x_C1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C1(14),
      Q => \in4x_C1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C1(15),
      Q => \in4x_C1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C1(16),
      Q => \in4x_C1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C1(17),
      Q => \in4x_C1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C1(18),
      Q => \in4x_C1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C1(19),
      Q => \in4x_C1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C1(20),
      Q => \in4x_C1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C1(21),
      Q => \in4x_C1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C1(22),
      Q => \in4x_C1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C1(23),
      Q => \in4x_C1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C1(24),
      Q => \in4x_C1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C1(25),
      Q => \in4x_C1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C1(26),
      Q => \in4x_C1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C1(27),
      Q => \in4x_C1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C1(28),
      Q => \in4x_C1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C1(29),
      Q => \in4x_C1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C1(2),
      Q => \in4x_C1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C1(30),
      Q => \in4x_C1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C1(31),
      Q => \in4x_C1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C1(32),
      Q => \in4x_C1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C1(33),
      Q => \in4x_C1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C1(34),
      Q => \in4x_C1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C1(35),
      Q => \in4x_C1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C1(36),
      Q => \in4x_C1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C1(37),
      Q => \in4x_C1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C1(38),
      Q => \in4x_C1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C1(39),
      Q => \in4x_C1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C1(3),
      Q => \in4x_C1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C1(40),
      Q => \in4x_C1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C1(41),
      Q => \in4x_C1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C1(42),
      Q => \in4x_C1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C1(43),
      Q => \in4x_C1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C1(44),
      Q => \in4x_C1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C1(45),
      Q => \in4x_C1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C1(46),
      Q => \in4x_C1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C1(47),
      Q => \in4x_C1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C1(48),
      Q => \in4x_C1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C1(49),
      Q => \in4x_C1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C1(4),
      Q => \in4x_C1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C1(50),
      Q => \in4x_C1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C1(51),
      Q => \in4x_C1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C1(52),
      Q => \in4x_C1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C1(53),
      Q => \in4x_C1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C1(54),
      Q => \in4x_C1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C1(55),
      Q => \in4x_C1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C1(56),
      Q => \in4x_C1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C1(57),
      Q => \in4x_C1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C1(58),
      Q => \in4x_C1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C1(59),
      Q => \in4x_C1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C1(5),
      Q => \in4x_C1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C1(60),
      Q => \in4x_C1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C1(61),
      Q => \in4x_C1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C1(62),
      Q => \in4x_C1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C1(63),
      Q => \in4x_C1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C1(64),
      Q => \in4x_C1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C1(65),
      Q => \in4x_C1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C1(66),
      Q => \in4x_C1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C1(67),
      Q => \in4x_C1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C1(68),
      Q => \in4x_C1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C1(69),
      Q => \in4x_C1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C1(6),
      Q => \in4x_C1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C1(70),
      Q => \in4x_C1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C1(71),
      Q => \in4x_C1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C1(72),
      Q => \in4x_C1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C1(73),
      Q => \in4x_C1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C1(7),
      Q => \in4x_C1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C1(8),
      Q => \in4x_C1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C1(9),
      Q => \in4x_C1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(10)
    );
\in4x_C2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(11)
    );
\in4x_C2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(12)
    );
\in4x_C2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(13)
    );
\in4x_C2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(14)
    );
\in4x_C2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(15)
    );
\in4x_C2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(16)
    );
\in4x_C2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(17)
    );
\in4x_C2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(18)
    );
\in4x_C2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(19)
    );
\in4x_C2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(20)
    );
\in4x_C2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(21)
    );
\in4x_C2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(22)
    );
\in4x_C2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(23)
    );
\in4x_C2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(24)
    );
\in4x_C2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(25)
    );
\in4x_C2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(26)
    );
\in4x_C2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(27)
    );
\in4x_C2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(28)
    );
\in4x_C2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(29)
    );
\in4x_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C2[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_C2(2)
    );
\in4x_C2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => MISO2_C,
      O => \in4x_C2[2]_i_2_n_0\
    );
\in4x_C2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(30)
    );
\in4x_C2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(31)
    );
\in4x_C2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(32)
    );
\in4x_C2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(33)
    );
\in4x_C2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(34)
    );
\in4x_C2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(35)
    );
\in4x_C2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(36)
    );
\in4x_C2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(37)
    );
\in4x_C2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(38)
    );
\in4x_C2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(39)
    );
\in4x_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \in4x_C2[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I3 => main_state(3),
      I4 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_C2(3)
    );
\in4x_C2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_C,
      O => \in4x_C2[3]_i_2_n_0\
    );
\in4x_C2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(40)
    );
\in4x_C2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(41)
    );
\in4x_C2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(42)
    );
\in4x_C2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(43)
    );
\in4x_C2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(44)
    );
\in4x_C2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(45)
    );
\in4x_C2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(46)
    );
\in4x_C2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(47)
    );
\in4x_C2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(48)
    );
\in4x_C2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(49)
    );
\in4x_C2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(4)
    );
\in4x_C2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(50)
    );
\in4x_C2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(51)
    );
\in4x_C2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(52)
    );
\in4x_C2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(53)
    );
\in4x_C2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(54)
    );
\in4x_C2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(55)
    );
\in4x_C2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(56)
    );
\in4x_C2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(57)
    );
\in4x_C2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(58)
    );
\in4x_C2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(59)
    );
\in4x_C2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(5)
    );
\in4x_C2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(60)
    );
\in4x_C2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => main_state(2),
      O => in4x_C2(61)
    );
\in4x_C2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(62)
    );
\in4x_C2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_C2(63)
    );
\in4x_C2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(64)
    );
\in4x_C2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_C2(65)
    );
\in4x_C2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_C2(66)
    );
\in4x_C2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C2(67)
    );
\in4x_C2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C2(68)
    );
\in4x_C2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C2(69)
    );
\in4x_C2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(6)
    );
\in4x_C2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => main_state(2),
      O => in4x_C2(70)
    );
\in4x_C2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_C2(71)
    );
\in4x_C2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_C,
      O => in4x_C2(72)
    );
\in4x_C2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I4 => MISO2_C,
      O => in4x_C2(73)
    );
\in4x_C2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(7)
    );
\in4x_C2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(8)
    );
\in4x_C2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(9)
    );
\in4x_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C2(10),
      Q => \in4x_C2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C2(11),
      Q => \in4x_C2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C2(12),
      Q => \in4x_C2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C2(20),
      Q => \in4x_C2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C2(21),
      Q => \in4x_C2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C2(22),
      Q => \in4x_C2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C2(23),
      Q => \in4x_C2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C2(24),
      Q => \in4x_C2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C2(25),
      Q => \in4x_C2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C2(26),
      Q => \in4x_C2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C2(27),
      Q => \in4x_C2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C2(28),
      Q => \in4x_C2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C2(2),
      Q => \in4x_C2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C2(36),
      Q => \in4x_C2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C2(37),
      Q => \in4x_C2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C2(38),
      Q => \in4x_C2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C2(39),
      Q => \in4x_C2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C2(3),
      Q => \in4x_C2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C2(40),
      Q => \in4x_C2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C2(41),
      Q => \in4x_C2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C2(42),
      Q => \in4x_C2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C2(43),
      Q => \in4x_C2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C2(44),
      Q => \in4x_C2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C2(4),
      Q => \in4x_C2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C2(52),
      Q => \in4x_C2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C2(53),
      Q => \in4x_C2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C2(54),
      Q => \in4x_C2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C2(55),
      Q => \in4x_C2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C2(56),
      Q => \in4x_C2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C2(57),
      Q => \in4x_C2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C2(58),
      Q => \in4x_C2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C2(59),
      Q => \in4x_C2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C2(5),
      Q => \in4x_C2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C2(60),
      Q => \in4x_C2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C2(64),
      Q => \in4x_C2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C2(65),
      Q => \in4x_C2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C2(66),
      Q => \in4x_C2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C2(67),
      Q => \in4x_C2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C2(68),
      Q => \in4x_C2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C2(69),
      Q => \in4x_C2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C2(6),
      Q => \in4x_C2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C2(70),
      Q => \in4x_C2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C2(71),
      Q => \in4x_C2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C2(72),
      Q => \in4x_C2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C2(73),
      Q => \in4x_C2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C2(7),
      Q => \in4x_C2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C2(8),
      Q => \in4x_C2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C2(9),
      Q => \in4x_C2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(10)
    );
\in4x_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(11)
    );
\in4x_D1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(12)
    );
\in4x_D1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(13)
    );
\in4x_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(14)
    );
\in4x_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(15)
    );
\in4x_D1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(16)
    );
\in4x_D1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(17)
    );
\in4x_D1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(18)
    );
\in4x_D1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(19)
    );
\in4x_D1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(20)
    );
\in4x_D1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(21)
    );
\in4x_D1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(22)
    );
\in4x_D1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(23)
    );
\in4x_D1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(24)
    );
\in4x_D1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(25)
    );
\in4x_D1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(26)
    );
\in4x_D1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(27)
    );
\in4x_D1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(28)
    );
\in4x_D1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(29)
    );
\in4x_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(2)
    );
\in4x_D1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(30)
    );
\in4x_D1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(31)
    );
\in4x_D1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(32)
    );
\in4x_D1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(33)
    );
\in4x_D1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(34)
    );
\in4x_D1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(35)
    );
\in4x_D1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(36)
    );
\in4x_D1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(37)
    );
\in4x_D1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(38)
    );
\in4x_D1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(39)
    );
\in4x_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(3)
    );
\in4x_D1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(40)
    );
\in4x_D1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(41)
    );
\in4x_D1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(42)
    );
\in4x_D1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(43)
    );
\in4x_D1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(44)
    );
\in4x_D1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[44]_i_2_n_0\
    );
\in4x_D1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(45)
    );
\in4x_D1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[45]_i_2_n_0\
    );
\in4x_D1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(46)
    );
\in4x_D1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(47)
    );
\in4x_D1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(48)
    );
\in4x_D1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[48]_i_2_n_0\
    );
\in4x_D1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(49)
    );
\in4x_D1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[49]_i_2_n_0\
    );
\in4x_D1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(4)
    );
\in4x_D1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(50)
    );
\in4x_D1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(51)
    );
\in4x_D1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(52)
    );
\in4x_D1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[52]_i_2_n_0\
    );
\in4x_D1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(53)
    );
\in4x_D1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[53]_i_2_n_0\
    );
\in4x_D1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(54)
    );
\in4x_D1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(55)
    );
\in4x_D1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(56)
    );
\in4x_D1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[56]_i_2_n_0\
    );
\in4x_D1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(57)
    );
\in4x_D1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_D1[57]_i_2_n_0\
    );
\in4x_D1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(58)
    );
\in4x_D1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_D1[58]_i_2_n_0\
    );
\in4x_D1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(59)
    );
\in4x_D1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_D,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_D1[59]_i_2_n_0\
    );
\in4x_D1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_D1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(5)
    );
\in4x_D1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(60)
    );
\in4x_D1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(61)
    );
\in4x_D1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(62)
    );
\in4x_D1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(63)
    );
\in4x_D1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(64)
    );
\in4x_D1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(65)
    );
\in4x_D1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_D1(66)
    );
\in4x_D1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(67)
    );
\in4x_D1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(68)
    );
\in4x_D1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(69)
    );
\in4x_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(6)
    );
\in4x_D1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_D1(70)
    );
\in4x_D1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(71)
    );
\in4x_D1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_D,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_D1(72)
    );
\in4x_D1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_D1(73)
    );
\in4x_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(7)
    );
\in4x_D1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_D1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(8)
    );
\in4x_D1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_D1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(9)
    );
\in4x_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D1(10),
      Q => \in4x_D1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D1(11),
      Q => \in4x_D1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D1(12),
      Q => \in4x_D1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D1(13),
      Q => \in4x_D1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D1(14),
      Q => \in4x_D1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D1(15),
      Q => \in4x_D1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D1(16),
      Q => \in4x_D1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D1(17),
      Q => \in4x_D1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D1(18),
      Q => \in4x_D1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D1(19),
      Q => \in4x_D1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D1(20),
      Q => \in4x_D1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D1(21),
      Q => \in4x_D1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D1(22),
      Q => \in4x_D1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D1(23),
      Q => \in4x_D1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D1(24),
      Q => \in4x_D1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D1(25),
      Q => \in4x_D1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D1(26),
      Q => \in4x_D1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D1(27),
      Q => \in4x_D1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D1(28),
      Q => \in4x_D1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D1(29),
      Q => \in4x_D1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D1(2),
      Q => \in4x_D1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D1(30),
      Q => \in4x_D1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D1(31),
      Q => \in4x_D1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D1(32),
      Q => \in4x_D1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D1(33),
      Q => \in4x_D1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D1(34),
      Q => \in4x_D1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D1(35),
      Q => \in4x_D1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D1(36),
      Q => \in4x_D1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D1(37),
      Q => \in4x_D1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D1(38),
      Q => \in4x_D1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D1(39),
      Q => \in4x_D1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D1(3),
      Q => \in4x_D1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D1(40),
      Q => \in4x_D1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D1(41),
      Q => \in4x_D1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D1(42),
      Q => \in4x_D1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D1(43),
      Q => \in4x_D1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D1(44),
      Q => \in4x_D1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D1(45),
      Q => \in4x_D1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D1(46),
      Q => \in4x_D1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D1(47),
      Q => \in4x_D1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D1(48),
      Q => \in4x_D1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D1(49),
      Q => \in4x_D1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D1(4),
      Q => \in4x_D1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D1(50),
      Q => \in4x_D1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D1(51),
      Q => \in4x_D1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D1(52),
      Q => \in4x_D1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D1(53),
      Q => \in4x_D1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D1(54),
      Q => \in4x_D1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D1(55),
      Q => \in4x_D1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D1(56),
      Q => \in4x_D1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D1(57),
      Q => \in4x_D1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D1(58),
      Q => \in4x_D1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D1(59),
      Q => \in4x_D1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D1(5),
      Q => \in4x_D1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D1(60),
      Q => \in4x_D1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D1(61),
      Q => \in4x_D1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D1(62),
      Q => \in4x_D1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D1(63),
      Q => \in4x_D1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D1(64),
      Q => \in4x_D1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D1(65),
      Q => \in4x_D1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D1(66),
      Q => \in4x_D1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D1(67),
      Q => \in4x_D1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D1(68),
      Q => \in4x_D1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D1(69),
      Q => \in4x_D1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D1(6),
      Q => \in4x_D1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D1(70),
      Q => \in4x_D1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D1(71),
      Q => \in4x_D1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D1(72),
      Q => \in4x_D1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D1(73),
      Q => \in4x_D1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D1(7),
      Q => \in4x_D1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D1(8),
      Q => \in4x_D1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D1(9),
      Q => \in4x_D1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(10)
    );
\in4x_D2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(11)
    );
\in4x_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(12)
    );
\in4x_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(13)
    );
\in4x_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(14)
    );
\in4x_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(15)
    );
\in4x_D2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(16)
    );
\in4x_D2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(17)
    );
\in4x_D2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(18)
    );
\in4x_D2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(19)
    );
\in4x_D2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(20)
    );
\in4x_D2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(21)
    );
\in4x_D2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(22)
    );
\in4x_D2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(23)
    );
\in4x_D2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(24)
    );
\in4x_D2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(25)
    );
\in4x_D2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(26)
    );
\in4x_D2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(27)
    );
\in4x_D2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_D2[27]_i_2_n_0\
    );
\in4x_D2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(28)
    );
\in4x_D2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(29)
    );
\in4x_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_D2[2]_i_2_n_0\,
      O => in4x_D2(2)
    );
\in4x_D2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_D,
      O => \in4x_D2[2]_i_2_n_0\
    );
\in4x_D2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(30)
    );
\in4x_D2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(31)
    );
\in4x_D2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(32)
    );
\in4x_D2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(33)
    );
\in4x_D2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(34)
    );
\in4x_D2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_D2(35)
    );
\in4x_D2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(36)
    );
\in4x_D2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(37)
    );
\in4x_D2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(38)
    );
\in4x_D2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(39)
    );
\in4x_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_D2[3]_i_2_n_0\,
      O => in4x_D2(3)
    );
\in4x_D2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_D2[3]_i_2_n_0\
    );
\in4x_D2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(40)
    );
\in4x_D2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(41)
    );
\in4x_D2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(42)
    );
\in4x_D2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(43)
    );
\in4x_D2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(44)
    );
\in4x_D2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(45)
    );
\in4x_D2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(46)
    );
\in4x_D2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(47)
    );
\in4x_D2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(48)
    );
\in4x_D2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(49)
    );
\in4x_D2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_D2(4)
    );
\in4x_D2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(50)
    );
\in4x_D2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_D2(51)
    );
\in4x_D2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(52)
    );
\in4x_D2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(53)
    );
\in4x_D2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(54)
    );
\in4x_D2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(55)
    );
\in4x_D2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(56)
    );
\in4x_D2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(57)
    );
\in4x_D2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(58)
    );
\in4x_D2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_D2(59)
    );
\in4x_D2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      O => in4x_D2(5)
    );
\in4x_D2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(60)
    );
\in4x_D2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(61)
    );
\in4x_D2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(62)
    );
\in4x_D2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(63)
    );
\in4x_D2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(64)
    );
\in4x_D2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(65)
    );
\in4x_D2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(66)
    );
\in4x_D2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_D2(67)
    );
\in4x_D2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(68)
    );
\in4x_D2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(69)
    );
\in4x_D2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(6)
    );
\in4x_D2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(70)
    );
\in4x_D2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => main_state(2),
      O => in4x_D2(71)
    );
\in4x_D2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_D,
      O => in4x_D2(72)
    );
\in4x_D2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_D2(73)
    );
\in4x_D2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_D2(7)
    );
\in4x_D2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_D2(8)
    );
\in4x_D2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO2_D,
      O => in4x_D2(9)
    );
\in4x_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D2(10),
      Q => \in4x_D2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D2(11),
      Q => \in4x_D2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D2(12),
      Q => \in4x_D2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D2(13),
      Q => \in4x_D2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D2(14),
      Q => \in4x_D2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D2(15),
      Q => \in4x_D2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D2(16),
      Q => \in4x_D2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D2(17),
      Q => \in4x_D2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D2(18),
      Q => \in4x_D2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D2(19),
      Q => \in4x_D2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D2(20),
      Q => \in4x_D2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D2(21),
      Q => \in4x_D2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D2(22),
      Q => \in4x_D2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D2(23),
      Q => \in4x_D2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D2(24),
      Q => \in4x_D2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D2(25),
      Q => \in4x_D2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D2(26),
      Q => \in4x_D2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D2(27),
      Q => \in4x_D2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D2(28),
      Q => \in4x_D2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D2(29),
      Q => \in4x_D2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D2(2),
      Q => \in4x_D2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D2(30),
      Q => \in4x_D2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D2(31),
      Q => \in4x_D2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D2(32),
      Q => \in4x_D2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D2(33),
      Q => \in4x_D2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D2(34),
      Q => \in4x_D2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D2(35),
      Q => \in4x_D2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D2(36),
      Q => \in4x_D2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D2(37),
      Q => \in4x_D2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D2(38),
      Q => \in4x_D2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D2(39),
      Q => \in4x_D2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D2(3),
      Q => \in4x_D2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D2(40),
      Q => \in4x_D2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D2(41),
      Q => \in4x_D2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D2(42),
      Q => \in4x_D2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D2(43),
      Q => \in4x_D2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D2(44),
      Q => \in4x_D2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D2(45),
      Q => \in4x_D2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D2(46),
      Q => \in4x_D2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D2(47),
      Q => \in4x_D2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D2(48),
      Q => \in4x_D2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D2(49),
      Q => \in4x_D2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D2(4),
      Q => \in4x_D2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D2(50),
      Q => \in4x_D2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D2(51),
      Q => \in4x_D2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D2(52),
      Q => \in4x_D2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D2(53),
      Q => \in4x_D2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D2(54),
      Q => \in4x_D2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D2(55),
      Q => \in4x_D2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D2(56),
      Q => \in4x_D2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D2(57),
      Q => \in4x_D2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D2(58),
      Q => \in4x_D2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D2(59),
      Q => \in4x_D2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D2(5),
      Q => \in4x_D2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D2(60),
      Q => \in4x_D2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D2(61),
      Q => \in4x_D2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D2(62),
      Q => \in4x_D2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D2(63),
      Q => \in4x_D2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D2(64),
      Q => \in4x_D2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D2(65),
      Q => \in4x_D2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D2(66),
      Q => \in4x_D2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D2(67),
      Q => \in4x_D2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D2(68),
      Q => \in4x_D2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D2(69),
      Q => \in4x_D2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D2(6),
      Q => \in4x_D2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D2(70),
      Q => \in4x_D2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D2(71),
      Q => \in4x_D2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D2(72),
      Q => \in4x_D2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D2(73),
      Q => \in4x_D2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D2(7),
      Q => \in4x_D2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D2(8),
      Q => \in4x_D2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D2(9),
      Q => \in4x_D2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(10)
    );
\in4x_E1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(11)
    );
\in4x_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(12)
    );
\in4x_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(13)
    );
\in4x_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(14)
    );
\in4x_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(15)
    );
\in4x_E1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(16)
    );
\in4x_E1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(17)
    );
\in4x_E1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(18)
    );
\in4x_E1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(19)
    );
\in4x_E1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(20)
    );
\in4x_E1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(21)
    );
\in4x_E1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(22)
    );
\in4x_E1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(23)
    );
\in4x_E1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(24)
    );
\in4x_E1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(25)
    );
\in4x_E1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(26)
    );
\in4x_E1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(27)
    );
\in4x_E1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(28)
    );
\in4x_E1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(29)
    );
\in4x_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E1[2]_i_2_n_0\,
      O => in4x_E1(2)
    );
\in4x_E1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_E,
      O => \in4x_E1[2]_i_2_n_0\
    );
\in4x_E1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(30)
    );
\in4x_E1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(31)
    );
\in4x_E1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(32)
    );
\in4x_E1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(33)
    );
\in4x_E1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(34)
    );
\in4x_E1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E1(35)
    );
\in4x_E1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(36)
    );
\in4x_E1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(37)
    );
\in4x_E1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(38)
    );
\in4x_E1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(39)
    );
\in4x_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E1[3]_i_2_n_0\,
      O => in4x_E1(3)
    );
\in4x_E1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_E1[3]_i_2_n_0\
    );
\in4x_E1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(40)
    );
\in4x_E1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(41)
    );
\in4x_E1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(42)
    );
\in4x_E1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(43)
    );
\in4x_E1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(44)
    );
\in4x_E1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(45)
    );
\in4x_E1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(46)
    );
\in4x_E1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(47)
    );
\in4x_E1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(48)
    );
\in4x_E1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(49)
    );
\in4x_E1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E1(4)
    );
\in4x_E1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(50)
    );
\in4x_E1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_E1(51)
    );
\in4x_E1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(52)
    );
\in4x_E1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(53)
    );
\in4x_E1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(54)
    );
\in4x_E1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(55)
    );
\in4x_E1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(56)
    );
\in4x_E1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(57)
    );
\in4x_E1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(58)
    );
\in4x_E1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(59)
    );
\in4x_E1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      O => in4x_E1(5)
    );
\in4x_E1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(60)
    );
\in4x_E1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(61)
    );
\in4x_E1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(62)
    );
\in4x_E1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(63)
    );
\in4x_E1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(64)
    );
\in4x_E1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(65)
    );
\in4x_E1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO1_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(66)
    );
\in4x_E1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(67)
    );
\in4x_E1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(68)
    );
\in4x_E1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(69)
    );
\in4x_E1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(6)
    );
\in4x_E1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(70)
    );
\in4x_E1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E1(71)
    );
\in4x_E1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_E,
      O => in4x_E1(72)
    );
\in4x_E1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => main_state(2),
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_E1(73)
    );
\in4x_E1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E1(7)
    );
\in4x_E1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => in4x_E1(8)
    );
\in4x_E1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I3 => MISO1_E,
      O => in4x_E1(9)
    );
\in4x_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E1(10),
      Q => \in4x_E1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E1(11),
      Q => \in4x_E1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E1(12),
      Q => \in4x_E1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E1(13),
      Q => \in4x_E1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E1(14),
      Q => \in4x_E1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E1(15),
      Q => \in4x_E1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E1(16),
      Q => \in4x_E1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E1(17),
      Q => \in4x_E1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E1(18),
      Q => \in4x_E1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E1(19),
      Q => \in4x_E1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E1(20),
      Q => \in4x_E1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E1(21),
      Q => \in4x_E1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E1(22),
      Q => \in4x_E1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E1(23),
      Q => \in4x_E1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E1(24),
      Q => \in4x_E1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E1(25),
      Q => \in4x_E1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E1(26),
      Q => \in4x_E1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E1(27),
      Q => \in4x_E1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E1(28),
      Q => \in4x_E1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E1(29),
      Q => \in4x_E1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E1(2),
      Q => \in4x_E1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E1(30),
      Q => \in4x_E1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E1(31),
      Q => \in4x_E1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E1(32),
      Q => \in4x_E1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E1(33),
      Q => \in4x_E1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E1(34),
      Q => \in4x_E1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E1(35),
      Q => \in4x_E1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E1(36),
      Q => \in4x_E1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E1(37),
      Q => \in4x_E1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E1(38),
      Q => \in4x_E1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E1(39),
      Q => \in4x_E1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E1(3),
      Q => \in4x_E1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E1(40),
      Q => \in4x_E1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E1(41),
      Q => \in4x_E1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E1(42),
      Q => \in4x_E1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E1(43),
      Q => \in4x_E1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E1(44),
      Q => \in4x_E1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E1(45),
      Q => \in4x_E1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E1(46),
      Q => \in4x_E1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E1(47),
      Q => \in4x_E1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E1(48),
      Q => \in4x_E1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E1(49),
      Q => \in4x_E1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E1(4),
      Q => \in4x_E1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E1(50),
      Q => \in4x_E1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E1(51),
      Q => \in4x_E1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E1(52),
      Q => \in4x_E1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E1(53),
      Q => \in4x_E1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E1(54),
      Q => \in4x_E1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E1(55),
      Q => \in4x_E1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E1(56),
      Q => \in4x_E1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E1(57),
      Q => \in4x_E1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E1(58),
      Q => \in4x_E1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E1(59),
      Q => \in4x_E1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E1(5),
      Q => \in4x_E1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E1(60),
      Q => \in4x_E1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E1(61),
      Q => \in4x_E1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E1(62),
      Q => \in4x_E1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E1(63),
      Q => \in4x_E1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E1(64),
      Q => \in4x_E1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E1(65),
      Q => \in4x_E1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E1(66),
      Q => \in4x_E1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E1(67),
      Q => \in4x_E1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E1(68),
      Q => \in4x_E1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E1(69),
      Q => \in4x_E1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E1(6),
      Q => \in4x_E1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E1(70),
      Q => \in4x_E1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E1(71),
      Q => \in4x_E1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E1(72),
      Q => \in4x_E1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E1(73),
      Q => \in4x_E1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E1(7),
      Q => \in4x_E1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E1(8),
      Q => \in4x_E1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E1(9),
      Q => \in4x_E1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(10)
    );
\in4x_E2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(11)
    );
\in4x_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(12)
    );
\in4x_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(13)
    );
\in4x_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(14)
    );
\in4x_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(15)
    );
\in4x_E2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(16)
    );
\in4x_E2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(17)
    );
\in4x_E2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(18)
    );
\in4x_E2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(19)
    );
\in4x_E2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(20)
    );
\in4x_E2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(21)
    );
\in4x_E2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(22)
    );
\in4x_E2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(23)
    );
\in4x_E2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(24)
    );
\in4x_E2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(25)
    );
\in4x_E2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(26)
    );
\in4x_E2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(27)
    );
\in4x_E2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(28)
    );
\in4x_E2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(29)
    );
\in4x_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E2[2]_i_2_n_0\,
      O => in4x_E2(2)
    );
\in4x_E2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_E,
      O => \in4x_E2[2]_i_2_n_0\
    );
\in4x_E2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(30)
    );
\in4x_E2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(31)
    );
\in4x_E2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(32)
    );
\in4x_E2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(33)
    );
\in4x_E2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(34)
    );
\in4x_E2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_E2(35)
    );
\in4x_E2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(36)
    );
\in4x_E2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(37)
    );
\in4x_E2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(38)
    );
\in4x_E2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(39)
    );
\in4x_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_E2[3]_i_2_n_0\,
      O => in4x_E2(3)
    );
\in4x_E2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_E2[3]_i_2_n_0\
    );
\in4x_E2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(40)
    );
\in4x_E2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(41)
    );
\in4x_E2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(42)
    );
\in4x_E2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(43)
    );
\in4x_E2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(44)
    );
\in4x_E2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(45)
    );
\in4x_E2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(46)
    );
\in4x_E2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(47)
    );
\in4x_E2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(48)
    );
\in4x_E2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E2(49)
    );
\in4x_E2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_E2(4)
    );
\in4x_E2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(50)
    );
\in4x_E2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_E2(51)
    );
\in4x_E2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(52)
    );
\in4x_E2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(53)
    );
\in4x_E2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(54)
    );
\in4x_E2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(55)
    );
\in4x_E2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(56)
    );
\in4x_E2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(57)
    );
\in4x_E2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(58)
    );
\in4x_E2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_E2(59)
    );
\in4x_E2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(5)
    );
\in4x_E2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(60)
    );
\in4x_E2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(61)
    );
\in4x_E2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(62)
    );
\in4x_E2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(63)
    );
\in4x_E2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(64)
    );
\in4x_E2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(65)
    );
\in4x_E2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(66)
    );
\in4x_E2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E2(67)
    );
\in4x_E2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(68)
    );
\in4x_E2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(69)
    );
\in4x_E2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(6)
    );
\in4x_E2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(70)
    );
\in4x_E2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => main_state(2),
      O => in4x_E2(71)
    );
\in4x_E2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_E,
      O => in4x_E2(72)
    );
\in4x_E2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_E2(73)
    );
\in4x_E2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_E2(7)
    );
\in4x_E2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_E2(8)
    );
\in4x_E2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(9)
    );
\in4x_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E2(10),
      Q => \in4x_E2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E2(11),
      Q => \in4x_E2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E2(12),
      Q => \in4x_E2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E2(20),
      Q => \in4x_E2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E2(21),
      Q => \in4x_E2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E2(22),
      Q => \in4x_E2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E2(23),
      Q => \in4x_E2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E2(24),
      Q => \in4x_E2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E2(25),
      Q => \in4x_E2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E2(26),
      Q => \in4x_E2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E2(27),
      Q => \in4x_E2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E2(28),
      Q => \in4x_E2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E2(2),
      Q => \in4x_E2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E2(36),
      Q => \in4x_E2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E2(37),
      Q => \in4x_E2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E2(38),
      Q => \in4x_E2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E2(39),
      Q => \in4x_E2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E2(3),
      Q => \in4x_E2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E2(40),
      Q => \in4x_E2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E2(41),
      Q => \in4x_E2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E2(42),
      Q => \in4x_E2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E2(43),
      Q => \in4x_E2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E2(44),
      Q => \in4x_E2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E2(4),
      Q => \in4x_E2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E2(52),
      Q => \in4x_E2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E2(53),
      Q => \in4x_E2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E2(54),
      Q => \in4x_E2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E2(55),
      Q => \in4x_E2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E2(56),
      Q => \in4x_E2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E2(57),
      Q => \in4x_E2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E2(58),
      Q => \in4x_E2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E2(59),
      Q => \in4x_E2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E2(5),
      Q => \in4x_E2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E2(60),
      Q => \in4x_E2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E2(64),
      Q => \in4x_E2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E2(65),
      Q => \in4x_E2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E2(66),
      Q => \in4x_E2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E2(67),
      Q => \in4x_E2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E2(68),
      Q => \in4x_E2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E2(69),
      Q => \in4x_E2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E2(6),
      Q => \in4x_E2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E2(70),
      Q => \in4x_E2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E2(71),
      Q => \in4x_E2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E2(72),
      Q => \in4x_E2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E2(73),
      Q => \in4x_E2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E2(7),
      Q => \in4x_E2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E2(8),
      Q => \in4x_E2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E2(9),
      Q => \in4x_E2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(10)
    );
\in4x_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(11)
    );
\in4x_F1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(12)
    );
\in4x_F1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(13)
    );
\in4x_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(14)
    );
\in4x_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(15)
    );
\in4x_F1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(16)
    );
\in4x_F1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(17)
    );
\in4x_F1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(18)
    );
\in4x_F1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(19)
    );
\in4x_F1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(20)
    );
\in4x_F1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(21)
    );
\in4x_F1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(22)
    );
\in4x_F1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(23)
    );
\in4x_F1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(24)
    );
\in4x_F1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(25)
    );
\in4x_F1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(26)
    );
\in4x_F1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(27)
    );
\in4x_F1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(28)
    );
\in4x_F1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(29)
    );
\in4x_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(2)
    );
\in4x_F1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(30)
    );
\in4x_F1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(31)
    );
\in4x_F1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(32)
    );
\in4x_F1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(33)
    );
\in4x_F1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(34)
    );
\in4x_F1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(35)
    );
\in4x_F1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(36)
    );
\in4x_F1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(37)
    );
\in4x_F1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(38)
    );
\in4x_F1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(39)
    );
\in4x_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(3)
    );
\in4x_F1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(40)
    );
\in4x_F1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(41)
    );
\in4x_F1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(42)
    );
\in4x_F1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(43)
    );
\in4x_F1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(44)
    );
\in4x_F1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[44]_i_2_n_0\
    );
\in4x_F1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(45)
    );
\in4x_F1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[45]_i_2_n_0\
    );
\in4x_F1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(46)
    );
\in4x_F1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(47)
    );
\in4x_F1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(48)
    );
\in4x_F1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[48]_i_2_n_0\
    );
\in4x_F1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(49)
    );
\in4x_F1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[49]_i_2_n_0\
    );
\in4x_F1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(4)
    );
\in4x_F1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(50)
    );
\in4x_F1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(51)
    );
\in4x_F1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(52)
    );
\in4x_F1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[52]_i_2_n_0\
    );
\in4x_F1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(53)
    );
\in4x_F1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[53]_i_2_n_0\
    );
\in4x_F1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(54)
    );
\in4x_F1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(55)
    );
\in4x_F1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(56)
    );
\in4x_F1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[56]_i_2_n_0\
    );
\in4x_F1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(57)
    );
\in4x_F1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_F1[57]_i_2_n_0\
    );
\in4x_F1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(58)
    );
\in4x_F1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_F1[58]_i_2_n_0\
    );
\in4x_F1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(59)
    );
\in4x_F1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_F,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_F1[59]_i_2_n_0\
    );
\in4x_F1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_F1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(5)
    );
\in4x_F1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(60)
    );
\in4x_F1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(61)
    );
\in4x_F1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(62)
    );
\in4x_F1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(63)
    );
\in4x_F1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(64)
    );
\in4x_F1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(65)
    );
\in4x_F1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_F1(66)
    );
\in4x_F1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(67)
    );
\in4x_F1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(68)
    );
\in4x_F1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(69)
    );
\in4x_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(6)
    );
\in4x_F1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_F1(70)
    );
\in4x_F1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO1_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(71)
    );
\in4x_F1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_F,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_F1(72)
    );
\in4x_F1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_F1(73)
    );
\in4x_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(7)
    );
\in4x_F1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_F1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(8)
    );
\in4x_F1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_F1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(9)
    );
\in4x_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F1(10),
      Q => \in4x_F1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F1(11),
      Q => \in4x_F1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F1(12),
      Q => \in4x_F1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F1(13),
      Q => \in4x_F1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F1(14),
      Q => \in4x_F1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F1(15),
      Q => \in4x_F1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F1(16),
      Q => \in4x_F1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F1(17),
      Q => \in4x_F1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F1(18),
      Q => \in4x_F1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F1(19),
      Q => \in4x_F1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F1(20),
      Q => \in4x_F1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F1(21),
      Q => \in4x_F1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F1(22),
      Q => \in4x_F1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F1(23),
      Q => \in4x_F1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F1(24),
      Q => \in4x_F1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F1(25),
      Q => \in4x_F1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F1(26),
      Q => \in4x_F1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F1(27),
      Q => \in4x_F1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F1(28),
      Q => \in4x_F1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F1(29),
      Q => \in4x_F1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F1(2),
      Q => \in4x_F1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F1(30),
      Q => \in4x_F1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F1(31),
      Q => \in4x_F1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F1(32),
      Q => \in4x_F1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F1(33),
      Q => \in4x_F1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F1(34),
      Q => \in4x_F1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F1(35),
      Q => \in4x_F1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F1(36),
      Q => \in4x_F1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F1(37),
      Q => \in4x_F1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F1(38),
      Q => \in4x_F1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F1(39),
      Q => \in4x_F1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F1(3),
      Q => \in4x_F1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F1(40),
      Q => \in4x_F1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F1(41),
      Q => \in4x_F1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F1(42),
      Q => \in4x_F1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F1(43),
      Q => \in4x_F1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F1(44),
      Q => \in4x_F1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F1(45),
      Q => \in4x_F1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F1(46),
      Q => \in4x_F1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F1(47),
      Q => \in4x_F1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F1(48),
      Q => \in4x_F1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F1(49),
      Q => \in4x_F1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F1(4),
      Q => \in4x_F1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F1(50),
      Q => \in4x_F1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F1(51),
      Q => \in4x_F1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F1(52),
      Q => \in4x_F1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F1(53),
      Q => \in4x_F1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F1(54),
      Q => \in4x_F1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F1(55),
      Q => \in4x_F1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F1(56),
      Q => \in4x_F1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F1(57),
      Q => \in4x_F1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F1(58),
      Q => \in4x_F1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F1(59),
      Q => \in4x_F1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F1(5),
      Q => \in4x_F1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F1(60),
      Q => \in4x_F1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F1(61),
      Q => \in4x_F1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F1(64),
      Q => \in4x_F1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F1(65),
      Q => \in4x_F1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F1(66),
      Q => \in4x_F1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F1(67),
      Q => \in4x_F1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F1(68),
      Q => \in4x_F1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F1(69),
      Q => \in4x_F1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F1(6),
      Q => \in4x_F1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F1(70),
      Q => \in4x_F1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F1(71),
      Q => \in4x_F1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F1(72),
      Q => \in4x_F1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F1(73),
      Q => \in4x_F1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F1(7),
      Q => \in4x_F1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F1(8),
      Q => \in4x_F1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F1(9),
      Q => \in4x_F1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(10)
    );
\in4x_F2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(11)
    );
\in4x_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(12)
    );
\in4x_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(13)
    );
\in4x_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(14)
    );
\in4x_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(15)
    );
\in4x_F2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(16)
    );
\in4x_F2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(17)
    );
\in4x_F2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(18)
    );
\in4x_F2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(19)
    );
\in4x_F2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(20)
    );
\in4x_F2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(21)
    );
\in4x_F2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(22)
    );
\in4x_F2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(23)
    );
\in4x_F2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(24)
    );
\in4x_F2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(25)
    );
\in4x_F2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(26)
    );
\in4x_F2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(27)
    );
\in4x_F2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(28)
    );
\in4x_F2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(29)
    );
\in4x_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_F2[2]_i_2_n_0\,
      O => in4x_F2(2)
    );
\in4x_F2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_F,
      O => \in4x_F2[2]_i_2_n_0\
    );
\in4x_F2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(30)
    );
\in4x_F2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(31)
    );
\in4x_F2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(32)
    );
\in4x_F2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(33)
    );
\in4x_F2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(34)
    );
\in4x_F2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_F2(35)
    );
\in4x_F2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(36)
    );
\in4x_F2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(37)
    );
\in4x_F2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(38)
    );
\in4x_F2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(39)
    );
\in4x_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_F2[3]_i_2_n_0\,
      O => in4x_F2(3)
    );
\in4x_F2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_F2[3]_i_2_n_0\
    );
\in4x_F2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(40)
    );
\in4x_F2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(41)
    );
\in4x_F2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(42)
    );
\in4x_F2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(43)
    );
\in4x_F2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(44)
    );
\in4x_F2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(45)
    );
\in4x_F2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(46)
    );
\in4x_F2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(47)
    );
\in4x_F2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(48)
    );
\in4x_F2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(49)
    );
\in4x_F2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_F2(4)
    );
\in4x_F2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(50)
    );
\in4x_F2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_F2(51)
    );
\in4x_F2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(52)
    );
\in4x_F2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(53)
    );
\in4x_F2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(54)
    );
\in4x_F2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(55)
    );
\in4x_F2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(56)
    );
\in4x_F2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(57)
    );
\in4x_F2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(58)
    );
\in4x_F2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(59)
    );
\in4x_F2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(5)
    );
\in4x_F2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(60)
    );
\in4x_F2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(61)
    );
\in4x_F2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(62)
    );
\in4x_F2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(63)
    );
\in4x_F2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(64)
    );
\in4x_F2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(65)
    );
\in4x_F2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(66)
    );
\in4x_F2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(67)
    );
\in4x_F2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(68)
    );
\in4x_F2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(69)
    );
\in4x_F2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(6)
    );
\in4x_F2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(70)
    );
\in4x_F2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_F2(71)
    );
\in4x_F2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_F,
      O => in4x_F2(72)
    );
\in4x_F2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => main_state(2),
      I3 => MISO2_F,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_F2(73)
    );
\in4x_F2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_F2(7)
    );
\in4x_F2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      O => in4x_F2(8)
    );
\in4x_F2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__17_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(9)
    );
\in4x_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F2(10),
      Q => \in4x_F2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F2(11),
      Q => \in4x_F2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F2(12),
      Q => \in4x_F2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F2(20),
      Q => \in4x_F2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F2(21),
      Q => \in4x_F2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F2(22),
      Q => \in4x_F2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F2(23),
      Q => \in4x_F2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F2(24),
      Q => \in4x_F2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F2(25),
      Q => \in4x_F2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F2(26),
      Q => \in4x_F2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F2(27),
      Q => \in4x_F2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F2(28),
      Q => \in4x_F2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F2(2),
      Q => \in4x_F2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F2(36),
      Q => \in4x_F2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F2(37),
      Q => \in4x_F2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F2(38),
      Q => \in4x_F2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F2(39),
      Q => \in4x_F2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F2(3),
      Q => \in4x_F2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F2(40),
      Q => \in4x_F2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F2(41),
      Q => \in4x_F2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F2(42),
      Q => \in4x_F2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F2(43),
      Q => \in4x_F2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F2(44),
      Q => \in4x_F2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F2(4),
      Q => \in4x_F2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F2(52),
      Q => \in4x_F2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F2(53),
      Q => \in4x_F2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F2(54),
      Q => \in4x_F2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F2(55),
      Q => \in4x_F2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F2(56),
      Q => \in4x_F2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F2(57),
      Q => \in4x_F2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F2(58),
      Q => \in4x_F2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F2(59),
      Q => \in4x_F2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F2(5),
      Q => \in4x_F2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F2(60),
      Q => \in4x_F2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F2(64),
      Q => \in4x_F2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F2(65),
      Q => \in4x_F2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F2(66),
      Q => \in4x_F2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F2(67),
      Q => \in4x_F2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F2(68),
      Q => \in4x_F2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F2(69),
      Q => \in4x_F2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F2(6),
      Q => \in4x_F2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F2(70),
      Q => \in4x_F2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F2(71),
      Q => \in4x_F2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F2(72),
      Q => \in4x_F2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F2(73),
      Q => \in4x_F2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F2(7),
      Q => \in4x_F2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F2(8),
      Q => \in4x_F2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F2(9),
      Q => \in4x_F2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(10)
    );
\in4x_G1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(11)
    );
\in4x_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(12)
    );
\in4x_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(13)
    );
\in4x_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(14)
    );
\in4x_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(15)
    );
\in4x_G1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(16)
    );
\in4x_G1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(17)
    );
\in4x_G1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(18)
    );
\in4x_G1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(19)
    );
\in4x_G1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(20)
    );
\in4x_G1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(21)
    );
\in4x_G1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(22)
    );
\in4x_G1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(23)
    );
\in4x_G1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(24)
    );
\in4x_G1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(25)
    );
\in4x_G1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(26)
    );
\in4x_G1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(27)
    );
\in4x_G1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(28)
    );
\in4x_G1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(29)
    );
\in4x_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G1[2]_i_2_n_0\,
      O => in4x_G1(2)
    );
\in4x_G1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_G,
      O => \in4x_G1[2]_i_2_n_0\
    );
\in4x_G1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(30)
    );
\in4x_G1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(31)
    );
\in4x_G1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(32)
    );
\in4x_G1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(33)
    );
\in4x_G1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(34)
    );
\in4x_G1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G1(35)
    );
\in4x_G1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(36)
    );
\in4x_G1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(37)
    );
\in4x_G1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(38)
    );
\in4x_G1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(39)
    );
\in4x_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G1[3]_i_2_n_0\,
      O => in4x_G1(3)
    );
\in4x_G1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_G1[3]_i_2_n_0\
    );
\in4x_G1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(40)
    );
\in4x_G1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(41)
    );
\in4x_G1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(42)
    );
\in4x_G1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(43)
    );
\in4x_G1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(44)
    );
\in4x_G1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(45)
    );
\in4x_G1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(46)
    );
\in4x_G1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(47)
    );
\in4x_G1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(48)
    );
\in4x_G1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_G1(49)
    );
\in4x_G1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_G1(4)
    );
\in4x_G1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(50)
    );
\in4x_G1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G1(51)
    );
\in4x_G1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(52)
    );
\in4x_G1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(53)
    );
\in4x_G1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(54)
    );
\in4x_G1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(55)
    );
\in4x_G1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(56)
    );
\in4x_G1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(57)
    );
\in4x_G1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(58)
    );
\in4x_G1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_G1(59)
    );
\in4x_G1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(5)
    );
\in4x_G1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(60)
    );
\in4x_G1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(61)
    );
\in4x_G1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(62)
    );
\in4x_G1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(63)
    );
\in4x_G1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(64)
    );
\in4x_G1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(65)
    );
\in4x_G1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(66)
    );
\in4x_G1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(67)
    );
\in4x_G1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(68)
    );
\in4x_G1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(69)
    );
\in4x_G1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(6)
    );
\in4x_G1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(70)
    );
\in4x_G1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_G1(71)
    );
\in4x_G1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_G,
      O => in4x_G1(72)
    );
\in4x_G1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => MISO1_G,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_G1(73)
    );
\in4x_G1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_G1(7)
    );
\in4x_G1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_G1(8)
    );
\in4x_G1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(9)
    );
\in4x_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G1(10),
      Q => \in4x_G1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G1(11),
      Q => \in4x_G1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G1(12),
      Q => \in4x_G1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G1(20),
      Q => \in4x_G1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G1(21),
      Q => \in4x_G1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G1(22),
      Q => \in4x_G1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G1(23),
      Q => \in4x_G1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G1(24),
      Q => \in4x_G1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G1(25),
      Q => \in4x_G1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G1(26),
      Q => \in4x_G1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G1(27),
      Q => \in4x_G1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G1(28),
      Q => \in4x_G1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G1(2),
      Q => \in4x_G1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G1(36),
      Q => \in4x_G1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G1(37),
      Q => \in4x_G1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G1(38),
      Q => \in4x_G1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G1(39),
      Q => \in4x_G1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G1(3),
      Q => \in4x_G1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G1(40),
      Q => \in4x_G1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G1(41),
      Q => \in4x_G1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G1(42),
      Q => \in4x_G1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G1(43),
      Q => \in4x_G1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G1(44),
      Q => \in4x_G1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G1(4),
      Q => \in4x_G1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G1(52),
      Q => \in4x_G1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G1(53),
      Q => \in4x_G1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G1(54),
      Q => \in4x_G1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G1(55),
      Q => \in4x_G1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G1(56),
      Q => \in4x_G1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G1(57),
      Q => \in4x_G1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G1(58),
      Q => \in4x_G1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G1(59),
      Q => \in4x_G1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G1(5),
      Q => \in4x_G1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G1(60),
      Q => \in4x_G1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G1(64),
      Q => \in4x_G1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G1(65),
      Q => \in4x_G1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G1(66),
      Q => \in4x_G1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G1(67),
      Q => \in4x_G1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G1(68),
      Q => \in4x_G1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G1(69),
      Q => \in4x_G1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G1(6),
      Q => \in4x_G1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G1(70),
      Q => \in4x_G1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G1(71),
      Q => \in4x_G1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G1(72),
      Q => \in4x_G1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G1(73),
      Q => \in4x_G1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G1(7),
      Q => \in4x_G1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G1(8),
      Q => \in4x_G1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G1(9),
      Q => \in4x_G1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(10)
    );
\in4x_G2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(11)
    );
\in4x_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(12)
    );
\in4x_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(13)
    );
\in4x_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(14)
    );
\in4x_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(15)
    );
\in4x_G2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(16)
    );
\in4x_G2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(17)
    );
\in4x_G2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(18)
    );
\in4x_G2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(19)
    );
\in4x_G2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(20)
    );
\in4x_G2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(21)
    );
\in4x_G2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(22)
    );
\in4x_G2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(23)
    );
\in4x_G2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(24)
    );
\in4x_G2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(25)
    );
\in4x_G2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(26)
    );
\in4x_G2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(27)
    );
\in4x_G2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(28)
    );
\in4x_G2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(29)
    );
\in4x_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G2[2]_i_2_n_0\,
      O => in4x_G2(2)
    );
\in4x_G2[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_G,
      O => \in4x_G2[2]_i_2_n_0\
    );
\in4x_G2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(30)
    );
\in4x_G2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(31)
    );
\in4x_G2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(32)
    );
\in4x_G2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(33)
    );
\in4x_G2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      O => in4x_G2(34)
    );
\in4x_G2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_G2(35)
    );
\in4x_G2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(36)
    );
\in4x_G2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(37)
    );
\in4x_G2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(38)
    );
\in4x_G2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(39)
    );
\in4x_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_G2[3]_i_2_n_0\,
      O => in4x_G2(3)
    );
\in4x_G2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_G2[3]_i_2_n_0\
    );
\in4x_G2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(40)
    );
\in4x_G2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(41)
    );
\in4x_G2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(42)
    );
\in4x_G2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(43)
    );
\in4x_G2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(44)
    );
\in4x_G2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(45)
    );
\in4x_G2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(46)
    );
\in4x_G2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I5 => main_state(2),
      O => in4x_G2(47)
    );
\in4x_G2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(48)
    );
\in4x_G2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(49)
    );
\in4x_G2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => in4x_G2(4)
    );
\in4x_G2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(50)
    );
\in4x_G2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(51)
    );
\in4x_G2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(52)
    );
\in4x_G2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(53)
    );
\in4x_G2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(54)
    );
\in4x_G2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(55)
    );
\in4x_G2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(56)
    );
\in4x_G2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(57)
    );
\in4x_G2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(58)
    );
\in4x_G2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(59)
    );
\in4x_G2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      O => in4x_G2(5)
    );
\in4x_G2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(60)
    );
\in4x_G2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(61)
    );
\in4x_G2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(62)
    );
\in4x_G2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(63)
    );
\in4x_G2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(64)
    );
\in4x_G2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(65)
    );
\in4x_G2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(66)
    );
\in4x_G2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_G2(67)
    );
\in4x_G2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(68)
    );
\in4x_G2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(69)
    );
\in4x_G2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(6)
    );
\in4x_G2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(70)
    );
\in4x_G2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_G2(71)
    );
\in4x_G2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_G,
      O => in4x_G2(72)
    );
\in4x_G2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__13_n_0\,
      I2 => main_state(2),
      I3 => MISO2_G,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_G2(73)
    );
\in4x_G2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_G2(7)
    );
\in4x_G2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      O => in4x_G2(8)
    );
\in4x_G2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO2_G,
      O => in4x_G2(9)
    );
\in4x_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G2(10),
      Q => \in4x_G2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G2(11),
      Q => \in4x_G2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G2(13),
      Q => \in4x_G2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G2(14),
      Q => \in4x_G2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G2(15),
      Q => \in4x_G2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G2(16),
      Q => \in4x_G2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G2(17),
      Q => \in4x_G2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G2(18),
      Q => \in4x_G2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G2(19),
      Q => \in4x_G2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G2(20),
      Q => \in4x_G2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G2(21),
      Q => \in4x_G2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G2(22),
      Q => \in4x_G2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G2(23),
      Q => \in4x_G2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G2(24),
      Q => \in4x_G2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G2(25),
      Q => \in4x_G2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G2(26),
      Q => \in4x_G2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G2(27),
      Q => \in4x_G2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G2(28),
      Q => \in4x_G2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G2(29),
      Q => \in4x_G2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G2(2),
      Q => \in4x_G2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G2(30),
      Q => \in4x_G2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G2(31),
      Q => \in4x_G2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G2(32),
      Q => \in4x_G2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G2(33),
      Q => \in4x_G2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G2(34),
      Q => \in4x_G2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G2(35),
      Q => \in4x_G2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G2(36),
      Q => \in4x_G2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G2(37),
      Q => \in4x_G2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G2(38),
      Q => \in4x_G2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G2(39),
      Q => \in4x_G2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G2(3),
      Q => \in4x_G2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G2(40),
      Q => \in4x_G2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G2(41),
      Q => \in4x_G2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G2(42),
      Q => \in4x_G2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G2(43),
      Q => \in4x_G2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G2(44),
      Q => \in4x_G2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G2(45),
      Q => \in4x_G2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G2(46),
      Q => \in4x_G2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G2(47),
      Q => \in4x_G2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G2(48),
      Q => \in4x_G2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G2(49),
      Q => \in4x_G2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G2(4),
      Q => \in4x_G2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G2(50),
      Q => \in4x_G2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G2(51),
      Q => \in4x_G2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G2(52),
      Q => \in4x_G2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G2(53),
      Q => \in4x_G2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G2(54),
      Q => \in4x_G2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G2(55),
      Q => \in4x_G2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G2(56),
      Q => \in4x_G2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G2(57),
      Q => \in4x_G2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G2(58),
      Q => \in4x_G2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G2(59),
      Q => \in4x_G2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G2(5),
      Q => \in4x_G2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G2(60),
      Q => \in4x_G2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G2(64),
      Q => \in4x_G2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G2(65),
      Q => \in4x_G2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G2(66),
      Q => \in4x_G2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G2(67),
      Q => \in4x_G2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G2(68),
      Q => \in4x_G2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G2(69),
      Q => \in4x_G2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G2(6),
      Q => \in4x_G2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G2(70),
      Q => \in4x_G2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G2(71),
      Q => \in4x_G2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G2(72),
      Q => \in4x_G2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G2(73),
      Q => \in4x_G2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G2(7),
      Q => \in4x_G2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G2(8),
      Q => \in4x_G2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G2(9),
      Q => \in4x_G2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(10)
    );
\in4x_H1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(11)
    );
\in4x_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(12)
    );
\in4x_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(13)
    );
\in4x_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(14)
    );
\in4x_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(15)
    );
\in4x_H1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(16)
    );
\in4x_H1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(17)
    );
\in4x_H1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(18)
    );
\in4x_H1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(19)
    );
\in4x_H1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(20)
    );
\in4x_H1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(21)
    );
\in4x_H1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(22)
    );
\in4x_H1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(23)
    );
\in4x_H1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(24)
    );
\in4x_H1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(25)
    );
\in4x_H1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(26)
    );
\in4x_H1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(27)
    );
\in4x_H1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(28)
    );
\in4x_H1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(29)
    );
\in4x_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_H1[2]_i_2_n_0\,
      O => in4x_H1(2)
    );
\in4x_H1[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_H,
      O => \in4x_H1[2]_i_2_n_0\
    );
\in4x_H1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(30)
    );
\in4x_H1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(31)
    );
\in4x_H1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(32)
    );
\in4x_H1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(33)
    );
\in4x_H1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(34)
    );
\in4x_H1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_H1(35)
    );
\in4x_H1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(36)
    );
\in4x_H1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(37)
    );
\in4x_H1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(38)
    );
\in4x_H1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(39)
    );
\in4x_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \in4x_H1[3]_i_2_n_0\,
      O => in4x_H1(3)
    );
\in4x_H1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \in4x_H1[3]_i_2_n_0\
    );
\in4x_H1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(40)
    );
\in4x_H1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(41)
    );
\in4x_H1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(42)
    );
\in4x_H1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(43)
    );
\in4x_H1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(44)
    );
\in4x_H1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(45)
    );
\in4x_H1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(46)
    );
\in4x_H1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(47)
    );
\in4x_H1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(48)
    );
\in4x_H1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(49)
    );
\in4x_H1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_H1(4)
    );
\in4x_H1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(50)
    );
\in4x_H1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(51)
    );
\in4x_H1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(52)
    );
\in4x_H1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(53)
    );
\in4x_H1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(54)
    );
\in4x_H1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(55)
    );
\in4x_H1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(56)
    );
\in4x_H1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(57)
    );
\in4x_H1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(58)
    );
\in4x_H1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(59)
    );
\in4x_H1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      O => in4x_H1(5)
    );
\in4x_H1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(60)
    );
\in4x_H1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(61)
    );
\in4x_H1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(62)
    );
\in4x_H1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(63)
    );
\in4x_H1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(64)
    );
\in4x_H1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(65)
    );
\in4x_H1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(66)
    );
\in4x_H1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_H1(67)
    );
\in4x_H1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(68)
    );
\in4x_H1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(69)
    );
\in4x_H1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(6)
    );
\in4x_H1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(70)
    );
\in4x_H1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_H1(71)
    );
\in4x_H1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_H,
      O => in4x_H1(72)
    );
\in4x_H1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => main_state(2),
      I3 => MISO1_H,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_H1(73)
    );
\in4x_H1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_H1(7)
    );
\in4x_H1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO1_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      O => in4x_H1(8)
    );
\in4x_H1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__18_n_0\,
      I3 => MISO1_H,
      O => in4x_H1(9)
    );
\in4x_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H1(10),
      Q => \in4x_H1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H1(11),
      Q => \in4x_H1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H1(13),
      Q => \in4x_H1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H1(14),
      Q => \in4x_H1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H1(15),
      Q => \in4x_H1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H1(16),
      Q => \in4x_H1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H1(17),
      Q => \in4x_H1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H1(18),
      Q => \in4x_H1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H1(19),
      Q => \in4x_H1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H1(20),
      Q => \in4x_H1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H1(21),
      Q => \in4x_H1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H1(22),
      Q => \in4x_H1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H1(23),
      Q => \in4x_H1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H1(24),
      Q => \in4x_H1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H1(25),
      Q => \in4x_H1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H1(26),
      Q => \in4x_H1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H1(27),
      Q => \in4x_H1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H1(28),
      Q => \in4x_H1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H1(29),
      Q => \in4x_H1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H1(2),
      Q => \in4x_H1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H1(30),
      Q => \in4x_H1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H1(31),
      Q => \in4x_H1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H1(32),
      Q => \in4x_H1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H1(33),
      Q => \in4x_H1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H1(34),
      Q => \in4x_H1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H1(35),
      Q => \in4x_H1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H1(36),
      Q => \in4x_H1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H1(37),
      Q => \in4x_H1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H1(38),
      Q => \in4x_H1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H1(39),
      Q => \in4x_H1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H1(3),
      Q => \in4x_H1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H1(40),
      Q => \in4x_H1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H1(41),
      Q => \in4x_H1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H1(42),
      Q => \in4x_H1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H1(43),
      Q => \in4x_H1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H1(44),
      Q => \in4x_H1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H1(45),
      Q => \in4x_H1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H1(46),
      Q => \in4x_H1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H1(47),
      Q => \in4x_H1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H1(48),
      Q => \in4x_H1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H1(49),
      Q => \in4x_H1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H1(4),
      Q => \in4x_H1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H1(50),
      Q => \in4x_H1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H1(51),
      Q => \in4x_H1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H1(52),
      Q => \in4x_H1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H1(53),
      Q => \in4x_H1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H1(54),
      Q => \in4x_H1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H1(55),
      Q => \in4x_H1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H1(56),
      Q => \in4x_H1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H1(57),
      Q => \in4x_H1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H1(58),
      Q => \in4x_H1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H1(59),
      Q => \in4x_H1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H1(5),
      Q => \in4x_H1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H1(60),
      Q => \in4x_H1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H1(64),
      Q => \in4x_H1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H1(65),
      Q => \in4x_H1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H1(66),
      Q => \in4x_H1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H1(67),
      Q => \in4x_H1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H1(68),
      Q => \in4x_H1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H1(69),
      Q => \in4x_H1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H1(6),
      Q => \in4x_H1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H1(70),
      Q => \in4x_H1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H1(71),
      Q => \in4x_H1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H1(72),
      Q => \in4x_H1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H1(73),
      Q => \in4x_H1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H1(7),
      Q => \in4x_H1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H1(8),
      Q => \in4x_H1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H1(9),
      Q => \in4x_H1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(10)
    );
\in4x_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(11)
    );
\in4x_H2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(12)
    );
\in4x_H2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(13)
    );
\in4x_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(14)
    );
\in4x_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(15)
    );
\in4x_H2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(16)
    );
\in4x_H2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(17)
    );
\in4x_H2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(18)
    );
\in4x_H2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(19)
    );
\in4x_H2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(20)
    );
\in4x_H2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(21)
    );
\in4x_H2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(22)
    );
\in4x_H2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(23)
    );
\in4x_H2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(24)
    );
\in4x_H2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(25)
    );
\in4x_H2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(26)
    );
\in4x_H2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(27)
    );
\in4x_H2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(28)
    );
\in4x_H2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(29)
    );
\in4x_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(2)
    );
\in4x_H2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(30)
    );
\in4x_H2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(31)
    );
\in4x_H2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(32)
    );
\in4x_H2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(33)
    );
\in4x_H2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(34)
    );
\in4x_H2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(35)
    );
\in4x_H2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(36)
    );
\in4x_H2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(37)
    );
\in4x_H2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(38)
    );
\in4x_H2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(39)
    );
\in4x_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(3)
    );
\in4x_H2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(40)
    );
\in4x_H2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(41)
    );
\in4x_H2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(42)
    );
\in4x_H2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(43)
    );
\in4x_H2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(44)
    );
\in4x_H2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[44]_i_2_n_0\
    );
\in4x_H2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(45)
    );
\in4x_H2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[45]_i_2_n_0\
    );
\in4x_H2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(46)
    );
\in4x_H2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(47)
    );
\in4x_H2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(48)
    );
\in4x_H2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[48]_i_2_n_0\
    );
\in4x_H2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(49)
    );
\in4x_H2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[49]_i_2_n_0\
    );
\in4x_H2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(4)
    );
\in4x_H2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(50)
    );
\in4x_H2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(51)
    );
\in4x_H2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(52)
    );
\in4x_H2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[52]_i_2_n_0\
    );
\in4x_H2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(53)
    );
\in4x_H2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[53]_i_2_n_0\
    );
\in4x_H2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(54)
    );
\in4x_H2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(55)
    );
\in4x_H2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(56)
    );
\in4x_H2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[56]_i_2_n_0\
    );
\in4x_H2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(57)
    );
\in4x_H2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_H2[57]_i_2_n_0\
    );
\in4x_H2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(58)
    );
\in4x_H2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_H,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_H2[58]_i_2_n_0\
    );
\in4x_H2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(59)
    );
\in4x_H2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_H,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_H2[59]_i_2_n_0\
    );
\in4x_H2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_H2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(5)
    );
\in4x_H2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(60)
    );
\in4x_H2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(61)
    );
\in4x_H2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(62)
    );
\in4x_H2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(63)
    );
\in4x_H2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(64)
    );
\in4x_H2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(65)
    );
\in4x_H2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_H2(66)
    );
\in4x_H2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(67)
    );
\in4x_H2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(68)
    );
\in4x_H2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(69)
    );
\in4x_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(6)
    );
\in4x_H2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_H,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_H2(70)
    );
\in4x_H2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_H,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(71)
    );
\in4x_H2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_H,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_H2(72)
    );
\in4x_H2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO2_H,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_H2(73)
    );
\in4x_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(7)
    );
\in4x_H2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_H2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(8)
    );
\in4x_H2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_H2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(9)
    );
\in4x_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H2(10),
      Q => \in4x_H2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H2(11),
      Q => \in4x_H2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H2(13),
      Q => \in4x_H2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H2(14),
      Q => \in4x_H2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H2(15),
      Q => \in4x_H2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H2(16),
      Q => \in4x_H2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H2(17),
      Q => \in4x_H2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H2(18),
      Q => \in4x_H2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H2(19),
      Q => \in4x_H2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H2(20),
      Q => \in4x_H2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H2(21),
      Q => \in4x_H2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H2(22),
      Q => \in4x_H2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H2(23),
      Q => \in4x_H2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H2(24),
      Q => \in4x_H2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H2(25),
      Q => \in4x_H2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H2(26),
      Q => \in4x_H2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H2(27),
      Q => \in4x_H2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H2(28),
      Q => \in4x_H2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H2(29),
      Q => \in4x_H2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H2(2),
      Q => \in4x_H2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H2(30),
      Q => \in4x_H2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H2(31),
      Q => \in4x_H2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H2(32),
      Q => \in4x_H2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H2(33),
      Q => \in4x_H2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H2(34),
      Q => \in4x_H2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H2(35),
      Q => \in4x_H2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H2(36),
      Q => \in4x_H2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H2(37),
      Q => \in4x_H2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H2(38),
      Q => \in4x_H2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H2(39),
      Q => \in4x_H2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H2(3),
      Q => \in4x_H2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H2(40),
      Q => \in4x_H2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H2(41),
      Q => \in4x_H2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H2(42),
      Q => \in4x_H2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H2(43),
      Q => \in4x_H2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H2(44),
      Q => \in4x_H2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H2(45),
      Q => \in4x_H2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H2(46),
      Q => \in4x_H2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H2(47),
      Q => \in4x_H2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H2(48),
      Q => \in4x_H2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H2(49),
      Q => \in4x_H2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H2(4),
      Q => \in4x_H2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H2(50),
      Q => \in4x_H2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H2(51),
      Q => \in4x_H2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H2(52),
      Q => \in4x_H2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H2(53),
      Q => \in4x_H2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H2(54),
      Q => \in4x_H2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H2(55),
      Q => \in4x_H2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H2(56),
      Q => \in4x_H2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H2(57),
      Q => \in4x_H2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H2(58),
      Q => \in4x_H2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H2(59),
      Q => \in4x_H2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H2(5),
      Q => \in4x_H2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H2(60),
      Q => \in4x_H2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H2(61),
      Q => \in4x_H2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H2(64),
      Q => \in4x_H2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H2(65),
      Q => \in4x_H2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H2(66),
      Q => \in4x_H2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H2(67),
      Q => \in4x_H2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H2(68),
      Q => \in4x_H2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H2(69),
      Q => \in4x_H2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H2(6),
      Q => \in4x_H2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H2(70),
      Q => \in4x_H2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H2(71),
      Q => \in4x_H2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H2(72),
      Q => \in4x_H2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H2(73),
      Q => \in4x_H2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H2(7),
      Q => \in4x_H2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H2(8),
      Q => \in4x_H2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H2(9),
      Q => \in4x_H2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(10)
    );
\in4x_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(11)
    );
\in4x_I1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(12)
    );
\in4x_I1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(13)
    );
\in4x_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(14)
    );
\in4x_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(15)
    );
\in4x_I1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(16)
    );
\in4x_I1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(17)
    );
\in4x_I1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(18)
    );
\in4x_I1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(19)
    );
\in4x_I1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(20)
    );
\in4x_I1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(21)
    );
\in4x_I1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(22)
    );
\in4x_I1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(23)
    );
\in4x_I1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(24)
    );
\in4x_I1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(25)
    );
\in4x_I1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(26)
    );
\in4x_I1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(27)
    );
\in4x_I1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(28)
    );
\in4x_I1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(29)
    );
\in4x_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(2)
    );
\in4x_I1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(30)
    );
\in4x_I1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(31)
    );
\in4x_I1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(32)
    );
\in4x_I1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(33)
    );
\in4x_I1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(34)
    );
\in4x_I1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(35)
    );
\in4x_I1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(36)
    );
\in4x_I1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(37)
    );
\in4x_I1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(38)
    );
\in4x_I1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(39)
    );
\in4x_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(3)
    );
\in4x_I1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(40)
    );
\in4x_I1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(41)
    );
\in4x_I1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(42)
    );
\in4x_I1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(43)
    );
\in4x_I1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(44)
    );
\in4x_I1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[44]_i_2_n_0\
    );
\in4x_I1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(45)
    );
\in4x_I1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[45]_i_2_n_0\
    );
\in4x_I1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(46)
    );
\in4x_I1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(47)
    );
\in4x_I1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(48)
    );
\in4x_I1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[48]_i_2_n_0\
    );
\in4x_I1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(49)
    );
\in4x_I1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[49]_i_2_n_0\
    );
\in4x_I1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(4)
    );
\in4x_I1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(50)
    );
\in4x_I1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(51)
    );
\in4x_I1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(52)
    );
\in4x_I1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[52]_i_2_n_0\
    );
\in4x_I1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(53)
    );
\in4x_I1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[53]_i_2_n_0\
    );
\in4x_I1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(54)
    );
\in4x_I1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(55)
    );
\in4x_I1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(56)
    );
\in4x_I1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[56]_i_2_n_0\
    );
\in4x_I1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(57)
    );
\in4x_I1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I1[57]_i_2_n_0\
    );
\in4x_I1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(58)
    );
\in4x_I1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_I,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I1[58]_i_2_n_0\
    );
\in4x_I1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(59)
    );
\in4x_I1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_I,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I1[59]_i_2_n_0\
    );
\in4x_I1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(5)
    );
\in4x_I1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(60)
    );
\in4x_I1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(61)
    );
\in4x_I1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(62)
    );
\in4x_I1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(63)
    );
\in4x_I1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(64)
    );
\in4x_I1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(65)
    );
\in4x_I1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I1(66)
    );
\in4x_I1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(67)
    );
\in4x_I1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(68)
    );
\in4x_I1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(69)
    );
\in4x_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(6)
    );
\in4x_I1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I1(70)
    );
\in4x_I1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(71)
    );
\in4x_I1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_I,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I1(72)
    );
\in4x_I1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO1_I,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I1(73)
    );
\in4x_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(7)
    );
\in4x_I1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(8)
    );
\in4x_I1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(9)
    );
\in4x_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I1(10),
      Q => \in4x_I1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I1(11),
      Q => \in4x_I1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I1(12),
      Q => \in4x_I1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I1(13),
      Q => \in4x_I1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I1(14),
      Q => \in4x_I1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I1(15),
      Q => \in4x_I1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I1(16),
      Q => \in4x_I1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I1(17),
      Q => \in4x_I1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I1(18),
      Q => \in4x_I1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I1(19),
      Q => \in4x_I1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I1(20),
      Q => \in4x_I1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I1(21),
      Q => \in4x_I1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I1(22),
      Q => \in4x_I1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I1(23),
      Q => \in4x_I1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I1(24),
      Q => \in4x_I1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I1(25),
      Q => \in4x_I1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I1(26),
      Q => \in4x_I1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I1(27),
      Q => \in4x_I1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I1(28),
      Q => \in4x_I1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I1(29),
      Q => \in4x_I1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I1(2),
      Q => \in4x_I1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I1(30),
      Q => \in4x_I1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I1(31),
      Q => \in4x_I1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I1(32),
      Q => \in4x_I1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I1(33),
      Q => \in4x_I1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I1(34),
      Q => \in4x_I1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I1(35),
      Q => \in4x_I1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I1(36),
      Q => \in4x_I1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I1(37),
      Q => \in4x_I1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I1(38),
      Q => \in4x_I1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I1(39),
      Q => \in4x_I1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I1(3),
      Q => \in4x_I1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I1(40),
      Q => \in4x_I1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I1(41),
      Q => \in4x_I1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I1(42),
      Q => \in4x_I1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I1(43),
      Q => \in4x_I1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I1(44),
      Q => \in4x_I1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I1(45),
      Q => \in4x_I1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I1(46),
      Q => \in4x_I1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I1(47),
      Q => \in4x_I1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I1(48),
      Q => \in4x_I1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I1(49),
      Q => \in4x_I1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I1(4),
      Q => \in4x_I1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I1(50),
      Q => \in4x_I1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I1(51),
      Q => \in4x_I1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I1(52),
      Q => \in4x_I1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I1(53),
      Q => \in4x_I1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I1(54),
      Q => \in4x_I1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I1(55),
      Q => \in4x_I1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I1(56),
      Q => \in4x_I1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I1(57),
      Q => \in4x_I1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I1(58),
      Q => \in4x_I1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I1(59),
      Q => \in4x_I1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I1(5),
      Q => \in4x_I1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I1(60),
      Q => \in4x_I1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I1(61),
      Q => \in4x_I1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I1(62),
      Q => \in4x_I1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I1(63),
      Q => \in4x_I1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I1(64),
      Q => \in4x_I1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I1(65),
      Q => \in4x_I1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I1(66),
      Q => \in4x_I1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I1(67),
      Q => \in4x_I1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I1(68),
      Q => \in4x_I1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I1(69),
      Q => \in4x_I1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I1(6),
      Q => \in4x_I1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I1(70),
      Q => \in4x_I1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I1(71),
      Q => \in4x_I1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I1(72),
      Q => \in4x_I1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I1(73),
      Q => \in4x_I1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I1(7),
      Q => \in4x_I1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I1(8),
      Q => \in4x_I1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I1(9),
      Q => \in4x_I1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(10)
    );
\in4x_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(11)
    );
\in4x_I2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(12)
    );
\in4x_I2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(13)
    );
\in4x_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(14)
    );
\in4x_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(15)
    );
\in4x_I2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(16)
    );
\in4x_I2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(17)
    );
\in4x_I2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(18)
    );
\in4x_I2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(19)
    );
\in4x_I2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(20)
    );
\in4x_I2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(21)
    );
\in4x_I2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(22)
    );
\in4x_I2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(23)
    );
\in4x_I2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(24)
    );
\in4x_I2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(25)
    );
\in4x_I2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(26)
    );
\in4x_I2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(27)
    );
\in4x_I2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(28)
    );
\in4x_I2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(29)
    );
\in4x_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(2)
    );
\in4x_I2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(30)
    );
\in4x_I2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(31)
    );
\in4x_I2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(32)
    );
\in4x_I2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(33)
    );
\in4x_I2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(34)
    );
\in4x_I2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(35)
    );
\in4x_I2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(36)
    );
\in4x_I2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(37)
    );
\in4x_I2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(38)
    );
\in4x_I2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(39)
    );
\in4x_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(3)
    );
\in4x_I2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(40)
    );
\in4x_I2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(41)
    );
\in4x_I2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(42)
    );
\in4x_I2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(43)
    );
\in4x_I2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(44)
    );
\in4x_I2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[44]_i_2_n_0\
    );
\in4x_I2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(45)
    );
\in4x_I2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[45]_i_2_n_0\
    );
\in4x_I2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(46)
    );
\in4x_I2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(47)
    );
\in4x_I2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(48)
    );
\in4x_I2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[48]_i_2_n_0\
    );
\in4x_I2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(49)
    );
\in4x_I2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[49]_i_2_n_0\
    );
\in4x_I2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(4)
    );
\in4x_I2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(50)
    );
\in4x_I2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(51)
    );
\in4x_I2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(52)
    );
\in4x_I2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[52]_i_2_n_0\
    );
\in4x_I2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(53)
    );
\in4x_I2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[53]_i_2_n_0\
    );
\in4x_I2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(54)
    );
\in4x_I2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(55)
    );
\in4x_I2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(56)
    );
\in4x_I2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[56]_i_2_n_0\
    );
\in4x_I2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(57)
    );
\in4x_I2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_I2[57]_i_2_n_0\
    );
\in4x_I2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(58)
    );
\in4x_I2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_I,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I2[58]_i_2_n_0\
    );
\in4x_I2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(59)
    );
\in4x_I2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_I,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_I2[59]_i_2_n_0\
    );
\in4x_I2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(5)
    );
\in4x_I2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(60)
    );
\in4x_I2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(61)
    );
\in4x_I2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(62)
    );
\in4x_I2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(63)
    );
\in4x_I2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(64)
    );
\in4x_I2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(65)
    );
\in4x_I2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_I2(66)
    );
\in4x_I2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(67)
    );
\in4x_I2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(68)
    );
\in4x_I2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(69)
    );
\in4x_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(6)
    );
\in4x_I2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_I,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_I2(70)
    );
\in4x_I2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => MISO2_I,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(71)
    );
\in4x_I2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_I,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I2(72)
    );
\in4x_I2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO2_I,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_I2(73)
    );
\in4x_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(7)
    );
\in4x_I2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_I2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(8)
    );
\in4x_I2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_I2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(9)
    );
\in4x_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I2(10),
      Q => \in4x_I2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I2(11),
      Q => \in4x_I2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I2(12),
      Q => \in4x_I2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I2(13),
      Q => \in4x_I2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I2(14),
      Q => \in4x_I2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I2(15),
      Q => \in4x_I2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I2(16),
      Q => \in4x_I2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I2(17),
      Q => \in4x_I2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I2(18),
      Q => \in4x_I2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I2(19),
      Q => \in4x_I2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I2(20),
      Q => \in4x_I2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I2(21),
      Q => \in4x_I2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I2(22),
      Q => \in4x_I2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I2(23),
      Q => \in4x_I2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I2(24),
      Q => \in4x_I2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I2(25),
      Q => \in4x_I2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I2(26),
      Q => \in4x_I2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I2(27),
      Q => \in4x_I2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I2(28),
      Q => \in4x_I2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I2(29),
      Q => \in4x_I2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I2(2),
      Q => \in4x_I2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I2(30),
      Q => \in4x_I2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I2(31),
      Q => \in4x_I2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I2(32),
      Q => \in4x_I2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I2(33),
      Q => \in4x_I2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I2(34),
      Q => \in4x_I2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I2(35),
      Q => \in4x_I2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I2(36),
      Q => \in4x_I2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I2(37),
      Q => \in4x_I2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I2(38),
      Q => \in4x_I2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I2(39),
      Q => \in4x_I2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I2(3),
      Q => \in4x_I2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I2(40),
      Q => \in4x_I2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I2(41),
      Q => \in4x_I2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I2(42),
      Q => \in4x_I2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I2(43),
      Q => \in4x_I2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I2(44),
      Q => \in4x_I2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I2(45),
      Q => \in4x_I2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I2(46),
      Q => \in4x_I2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I2(47),
      Q => \in4x_I2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I2(48),
      Q => \in4x_I2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I2(49),
      Q => \in4x_I2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I2(4),
      Q => \in4x_I2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I2(50),
      Q => \in4x_I2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I2(51),
      Q => \in4x_I2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I2(52),
      Q => \in4x_I2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I2(53),
      Q => \in4x_I2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I2(54),
      Q => \in4x_I2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I2(55),
      Q => \in4x_I2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I2(56),
      Q => \in4x_I2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I2(57),
      Q => \in4x_I2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I2(58),
      Q => \in4x_I2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I2(59),
      Q => \in4x_I2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I2(5),
      Q => \in4x_I2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I2(60),
      Q => \in4x_I2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I2(61),
      Q => \in4x_I2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I2(62),
      Q => \in4x_I2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I2(63),
      Q => \in4x_I2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I2(64),
      Q => \in4x_I2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I2(65),
      Q => \in4x_I2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I2(66),
      Q => \in4x_I2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I2(67),
      Q => \in4x_I2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I2(68),
      Q => \in4x_I2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I2(69),
      Q => \in4x_I2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I2(6),
      Q => \in4x_I2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I2(70),
      Q => \in4x_I2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I2(71),
      Q => \in4x_I2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I2(72),
      Q => \in4x_I2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I2(73),
      Q => \in4x_I2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I2(7),
      Q => \in4x_I2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I2(8),
      Q => \in4x_I2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I2(9),
      Q => \in4x_I2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(10)
    );
\in4x_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(11)
    );
\in4x_J1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(12)
    );
\in4x_J1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(13)
    );
\in4x_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(14)
    );
\in4x_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(15)
    );
\in4x_J1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(16)
    );
\in4x_J1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(17)
    );
\in4x_J1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(18)
    );
\in4x_J1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(19)
    );
\in4x_J1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(20)
    );
\in4x_J1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(21)
    );
\in4x_J1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(22)
    );
\in4x_J1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(23)
    );
\in4x_J1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(24)
    );
\in4x_J1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(25)
    );
\in4x_J1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(26)
    );
\in4x_J1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(27)
    );
\in4x_J1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(28)
    );
\in4x_J1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(29)
    );
\in4x_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(2)
    );
\in4x_J1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(30)
    );
\in4x_J1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(31)
    );
\in4x_J1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(32)
    );
\in4x_J1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(33)
    );
\in4x_J1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(34)
    );
\in4x_J1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(35)
    );
\in4x_J1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(36)
    );
\in4x_J1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(37)
    );
\in4x_J1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(38)
    );
\in4x_J1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(39)
    );
\in4x_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(3)
    );
\in4x_J1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(40)
    );
\in4x_J1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(41)
    );
\in4x_J1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(42)
    );
\in4x_J1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(43)
    );
\in4x_J1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(44)
    );
\in4x_J1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[44]_i_2_n_0\
    );
\in4x_J1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(45)
    );
\in4x_J1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[45]_i_2_n_0\
    );
\in4x_J1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(46)
    );
\in4x_J1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(47)
    );
\in4x_J1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(48)
    );
\in4x_J1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[48]_i_2_n_0\
    );
\in4x_J1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(49)
    );
\in4x_J1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[49]_i_2_n_0\
    );
\in4x_J1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(4)
    );
\in4x_J1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(50)
    );
\in4x_J1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(51)
    );
\in4x_J1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(52)
    );
\in4x_J1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[52]_i_2_n_0\
    );
\in4x_J1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(53)
    );
\in4x_J1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[53]_i_2_n_0\
    );
\in4x_J1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(54)
    );
\in4x_J1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(55)
    );
\in4x_J1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(56)
    );
\in4x_J1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[56]_i_2_n_0\
    );
\in4x_J1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_J1(57)
    );
\in4x_J1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J1[57]_i_2_n_0\
    );
\in4x_J1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(58)
    );
\in4x_J1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_J,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J1[58]_i_2_n_0\
    );
\in4x_J1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(59)
    );
\in4x_J1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_J,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J1[59]_i_2_n_0\
    );
\in4x_J1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(5)
    );
\in4x_J1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(60)
    );
\in4x_J1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(61)
    );
\in4x_J1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(62)
    );
\in4x_J1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(63)
    );
\in4x_J1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(64)
    );
\in4x_J1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(65)
    );
\in4x_J1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J1(66)
    );
\in4x_J1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(67)
    );
\in4x_J1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(68)
    );
\in4x_J1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(69)
    );
\in4x_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(6)
    );
\in4x_J1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J1(70)
    );
\in4x_J1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(71)
    );
\in4x_J1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_J,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J1(72)
    );
\in4x_J1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO1_J,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J1(73)
    );
\in4x_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(7)
    );
\in4x_J1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(8)
    );
\in4x_J1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(9)
    );
\in4x_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J1(10),
      Q => \in4x_J1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J1(11),
      Q => \in4x_J1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J1(12),
      Q => \in4x_J1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J1(13),
      Q => \in4x_J1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J1(14),
      Q => \in4x_J1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J1(15),
      Q => \in4x_J1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J1(16),
      Q => \in4x_J1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J1(17),
      Q => \in4x_J1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J1(18),
      Q => \in4x_J1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J1(19),
      Q => \in4x_J1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J1(20),
      Q => \in4x_J1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J1(21),
      Q => \in4x_J1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J1(22),
      Q => \in4x_J1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J1(23),
      Q => \in4x_J1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J1(24),
      Q => \in4x_J1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J1(25),
      Q => \in4x_J1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J1(26),
      Q => \in4x_J1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J1(27),
      Q => \in4x_J1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J1(28),
      Q => \in4x_J1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J1(29),
      Q => \in4x_J1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J1(2),
      Q => \in4x_J1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J1(30),
      Q => \in4x_J1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J1(31),
      Q => \in4x_J1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J1(32),
      Q => \in4x_J1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J1(33),
      Q => \in4x_J1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J1(34),
      Q => \in4x_J1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J1(35),
      Q => \in4x_J1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J1(36),
      Q => \in4x_J1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J1(37),
      Q => \in4x_J1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J1(38),
      Q => \in4x_J1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J1(39),
      Q => \in4x_J1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J1(3),
      Q => \in4x_J1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J1(40),
      Q => \in4x_J1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J1(41),
      Q => \in4x_J1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J1(42),
      Q => \in4x_J1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J1(43),
      Q => \in4x_J1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J1(44),
      Q => \in4x_J1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J1(45),
      Q => \in4x_J1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J1(46),
      Q => \in4x_J1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J1(47),
      Q => \in4x_J1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J1(48),
      Q => \in4x_J1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J1(49),
      Q => \in4x_J1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J1(4),
      Q => \in4x_J1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J1(50),
      Q => \in4x_J1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J1(51),
      Q => \in4x_J1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J1(52),
      Q => \in4x_J1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J1(53),
      Q => \in4x_J1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J1(54),
      Q => \in4x_J1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J1(55),
      Q => \in4x_J1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J1(56),
      Q => \in4x_J1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J1(57),
      Q => \in4x_J1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J1(58),
      Q => \in4x_J1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J1(59),
      Q => \in4x_J1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J1(5),
      Q => \in4x_J1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J1(60),
      Q => \in4x_J1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J1(61),
      Q => \in4x_J1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J1(62),
      Q => \in4x_J1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J1(63),
      Q => \in4x_J1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J1(64),
      Q => \in4x_J1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J1(65),
      Q => \in4x_J1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J1(66),
      Q => \in4x_J1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J1(67),
      Q => \in4x_J1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J1(68),
      Q => \in4x_J1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J1(69),
      Q => \in4x_J1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J1(6),
      Q => \in4x_J1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J1(70),
      Q => \in4x_J1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J1(71),
      Q => \in4x_J1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J1(72),
      Q => \in4x_J1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J1(73),
      Q => \in4x_J1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J1(7),
      Q => \in4x_J1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J1(8),
      Q => \in4x_J1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J1(9),
      Q => \in4x_J1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(10)
    );
\in4x_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(11)
    );
\in4x_J2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(12)
    );
\in4x_J2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(13)
    );
\in4x_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(14)
    );
\in4x_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(15)
    );
\in4x_J2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(16)
    );
\in4x_J2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(17)
    );
\in4x_J2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(18)
    );
\in4x_J2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(19)
    );
\in4x_J2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(20)
    );
\in4x_J2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(21)
    );
\in4x_J2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(22)
    );
\in4x_J2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(23)
    );
\in4x_J2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(24)
    );
\in4x_J2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(25)
    );
\in4x_J2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(26)
    );
\in4x_J2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(27)
    );
\in4x_J2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(28)
    );
\in4x_J2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(29)
    );
\in4x_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(2)
    );
\in4x_J2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(30)
    );
\in4x_J2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(31)
    );
\in4x_J2[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(32)
    );
\in4x_J2[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(33)
    );
\in4x_J2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(34)
    );
\in4x_J2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(35)
    );
\in4x_J2[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(36)
    );
\in4x_J2[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(37)
    );
\in4x_J2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(38)
    );
\in4x_J2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(39)
    );
\in4x_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(3)
    );
\in4x_J2[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(40)
    );
\in4x_J2[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(41)
    );
\in4x_J2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(42)
    );
\in4x_J2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(43)
    );
\in4x_J2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(44)
    );
\in4x_J2[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[44]_i_2_n_0\
    );
\in4x_J2[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(45)
    );
\in4x_J2[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[45]_i_2_n_0\
    );
\in4x_J2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(46)
    );
\in4x_J2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(47)
    );
\in4x_J2[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(48)
    );
\in4x_J2[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[48]_i_2_n_0\
    );
\in4x_J2[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(49)
    );
\in4x_J2[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[49]_i_2_n_0\
    );
\in4x_J2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(4)
    );
\in4x_J2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(50)
    );
\in4x_J2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(51)
    );
\in4x_J2[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(52)
    );
\in4x_J2[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[52]_i_2_n_0\
    );
\in4x_J2[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(53)
    );
\in4x_J2[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[53]_i_2_n_0\
    );
\in4x_J2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(54)
    );
\in4x_J2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(55)
    );
\in4x_J2[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(56)
    );
\in4x_J2[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[56]_i_2_n_0\
    );
\in4x_J2[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_J2(57)
    );
\in4x_J2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_J2[57]_i_2_n_0\
    );
\in4x_J2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(58)
    );
\in4x_J2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I1 => MISO2_J,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J2[58]_i_2_n_0\
    );
\in4x_J2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(59)
    );
\in4x_J2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_J,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_J2[59]_i_2_n_0\
    );
\in4x_J2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(5)
    );
\in4x_J2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(60)
    );
\in4x_J2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(61)
    );
\in4x_J2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(62)
    );
\in4x_J2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(63)
    );
\in4x_J2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(64)
    );
\in4x_J2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(65)
    );
\in4x_J2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_J2(66)
    );
\in4x_J2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(67)
    );
\in4x_J2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(68)
    );
\in4x_J2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(69)
    );
\in4x_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(6)
    );
\in4x_J2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO2_J,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_J2(70)
    );
\in4x_J2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO2_J,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(71)
    );
\in4x_J2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_J,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J2(72)
    );
\in4x_J2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => MISO2_J,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_J2(73)
    );
\in4x_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(7)
    );
\in4x_J2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_J2[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(8)
    );
\in4x_J2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_J2[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(9)
    );
\in4x_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J2(10),
      Q => \in4x_J2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J2(11),
      Q => \in4x_J2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J2(12),
      Q => \in4x_J2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J2(13),
      Q => \in4x_J2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J2(14),
      Q => \in4x_J2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J2(15),
      Q => \in4x_J2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J2(16),
      Q => \in4x_J2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J2(17),
      Q => \in4x_J2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J2(18),
      Q => \in4x_J2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J2(19),
      Q => \in4x_J2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J2(20),
      Q => \in4x_J2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J2(21),
      Q => \in4x_J2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J2(22),
      Q => \in4x_J2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J2(23),
      Q => \in4x_J2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J2(24),
      Q => \in4x_J2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J2(25),
      Q => \in4x_J2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J2(26),
      Q => \in4x_J2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J2(27),
      Q => \in4x_J2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J2(28),
      Q => \in4x_J2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J2(29),
      Q => \in4x_J2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J2(2),
      Q => \in4x_J2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J2(30),
      Q => \in4x_J2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J2(31),
      Q => \in4x_J2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J2(32),
      Q => \in4x_J2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J2(33),
      Q => \in4x_J2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J2(34),
      Q => \in4x_J2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J2(35),
      Q => \in4x_J2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J2(36),
      Q => \in4x_J2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J2(37),
      Q => \in4x_J2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J2(38),
      Q => \in4x_J2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J2(39),
      Q => \in4x_J2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J2(3),
      Q => \in4x_J2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J2(40),
      Q => \in4x_J2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J2(41),
      Q => \in4x_J2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J2(42),
      Q => \in4x_J2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J2(43),
      Q => \in4x_J2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J2(44),
      Q => \in4x_J2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J2(45),
      Q => \in4x_J2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J2(46),
      Q => \in4x_J2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J2(47),
      Q => \in4x_J2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J2(48),
      Q => \in4x_J2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J2(49),
      Q => \in4x_J2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J2(4),
      Q => \in4x_J2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J2(50),
      Q => \in4x_J2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J2(51),
      Q => \in4x_J2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J2(52),
      Q => \in4x_J2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J2(53),
      Q => \in4x_J2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J2(54),
      Q => \in4x_J2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J2(55),
      Q => \in4x_J2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J2(56),
      Q => \in4x_J2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J2(57),
      Q => \in4x_J2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J2(58),
      Q => \in4x_J2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J2(59),
      Q => \in4x_J2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J2(5),
      Q => \in4x_J2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J2(60),
      Q => \in4x_J2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J2(61),
      Q => \in4x_J2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J2(62),
      Q => \in4x_J2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J2(63),
      Q => \in4x_J2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J2(64),
      Q => \in4x_J2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J2(65),
      Q => \in4x_J2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J2(66),
      Q => \in4x_J2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J2(67),
      Q => \in4x_J2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J2(68),
      Q => \in4x_J2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J2(69),
      Q => \in4x_J2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J2(6),
      Q => \in4x_J2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J2(70),
      Q => \in4x_J2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J2(71),
      Q => \in4x_J2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J2(72),
      Q => \in4x_J2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J2(73),
      Q => \in4x_J2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J2(7),
      Q => \in4x_J2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J2(8),
      Q => \in4x_J2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J2(9),
      Q => \in4x_J2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(10)
    );
\in4x_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(11)
    );
\in4x_K1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(12)
    );
\in4x_K1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(13)
    );
\in4x_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(14)
    );
\in4x_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(15)
    );
\in4x_K1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(16)
    );
\in4x_K1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(17)
    );
\in4x_K1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(18)
    );
\in4x_K1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(19)
    );
\in4x_K1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(20)
    );
\in4x_K1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(21)
    );
\in4x_K1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(22)
    );
\in4x_K1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(23)
    );
\in4x_K1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(24)
    );
\in4x_K1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(25)
    );
\in4x_K1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(26)
    );
\in4x_K1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(27)
    );
\in4x_K1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(28)
    );
\in4x_K1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(29)
    );
\in4x_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(2)
    );
\in4x_K1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(30)
    );
\in4x_K1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(31)
    );
\in4x_K1[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(32)
    );
\in4x_K1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(33)
    );
\in4x_K1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(34)
    );
\in4x_K1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(35)
    );
\in4x_K1[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(36)
    );
\in4x_K1[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(37)
    );
\in4x_K1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(38)
    );
\in4x_K1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(39)
    );
\in4x_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(3)
    );
\in4x_K1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(40)
    );
\in4x_K1[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(41)
    );
\in4x_K1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(42)
    );
\in4x_K1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(43)
    );
\in4x_K1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[44]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(44)
    );
\in4x_K1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[44]_i_2_n_0\
    );
\in4x_K1[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[45]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(45)
    );
\in4x_K1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[45]_i_2_n_0\
    );
\in4x_K1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(46)
    );
\in4x_K1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => main_state(3),
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(47)
    );
\in4x_K1[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[48]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(48)
    );
\in4x_K1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[48]_i_2_n_0\
    );
\in4x_K1[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[49]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(49)
    );
\in4x_K1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[49]_i_2_n_0\
    );
\in4x_K1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(4)
    );
\in4x_K1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(50)
    );
\in4x_K1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(51)
    );
\in4x_K1[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[52]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(52)
    );
\in4x_K1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[52]_i_2_n_0\
    );
\in4x_K1[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(53)
    );
\in4x_K1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[53]_i_2_n_0\
    );
\in4x_K1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(54)
    );
\in4x_K1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(55)
    );
\in4x_K1[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(56)
    );
\in4x_K1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_K1[56]_i_2_n_0\
    );
\in4x_K1[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => main_state(5),
      O => in4x_K1(57)
    );
\in4x_K1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__26_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K1[57]_i_2_n_0\
    );
\in4x_K1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(58)
    );
\in4x_K1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I1 => MISO1_K,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_K1[58]_i_2_n_0\
    );
\in4x_K1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(59)
    );
\in4x_K1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_K,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \in4x_K1[59]_i_2_n_0\
    );
\in4x_K1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \in4x_K1[53]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(5)
    );
\in4x_K1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(60)
    );
\in4x_K1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(61)
    );
\in4x_K1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(62)
    );
\in4x_K1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(63)
    );
\in4x_K1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(64)
    );
\in4x_K1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(65)
    );
\in4x_K1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => in4x_K1(66)
    );
\in4x_K1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(67)
    );
\in4x_K1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(68)
    );
\in4x_K1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(69)
    );
\in4x_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => main_state(2),
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(6)
    );
\in4x_K1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => MISO1_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => in4x_K1(70)
    );
\in4x_K1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => MISO1_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(71)
    );
\in4x_K1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_K,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_K1(72)
    );
\in4x_K1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => MISO1_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => in4x_K1(73)
    );
\in4x_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[6]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(7)
    );
\in4x_K1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \in4x_K1[56]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(8)
    );
\in4x_K1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \in4x_K1[57]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(9)
    );
\in4x_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K1(10),
      Q => \in4x_K1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K1(11),
      Q => \in4x_K1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K1(12),
      Q => \in4x_K1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K1(13),
      Q => \in4x_K1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K1(14),
      Q => \in4x_K1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K1(15),
      Q => \in4x_K1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K1(16),
      Q => \in4x_K1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K1(17),
      Q => \in4x_K1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K1(18),
      Q => \in4x_K1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K1(19),
      Q => \in4x_K1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K1(20),
      Q => \in4x_K1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K1(21),
      Q => \in4x_K1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K1(22),
      Q => \in4x_K1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K1(23),
      Q => \in4x_K1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K1(24),
      Q => \in4x_K1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K1(25),
      Q => \in4x_K1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K1(26),
      Q => \in4x_K1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K1(27),
      Q => \in4x_K1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K1(28),
      Q => \in4x_K1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K1(29),
      Q => \in4x_K1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K1(2),
      Q => \in4x_K1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K1(30),
      Q => \in4x_K1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K1(31),
      Q => \in4x_K1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K1(32),
      Q => \in4x_K1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K1(33),
      Q => \in4x_K1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K1(34),
      Q => \in4x_K1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K1(35),
      Q => \in4x_K1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K1(36),
      Q => \in4x_K1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K1(37),
      Q => \in4x_K1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K1(38),
      Q => \in4x_K1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K1(39),
      Q => \in4x_K1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K1(3),
      Q => \in4x_K1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K1(40),
      Q => \in4x_K1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K1(41),
      Q => \in4x_K1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K1(42),
      Q => \in4x_K1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K1(43),
      Q => \in4x_K1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K1(44),
      Q => \in4x_K1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K1(45),
      Q => \in4x_K1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K1(46),
      Q => \in4x_K1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K1(47),
      Q => \in4x_K1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K1(48),
      Q => \in4x_K1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K1(49),
      Q => \in4x_K1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K1(4),
      Q => \in4x_K1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K1(50),
      Q => \in4x_K1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K1(51),
      Q => \in4x_K1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K1(52),
      Q => \in4x_K1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K1(53),
      Q => \in4x_K1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K1(54),
      Q => \in4x_K1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K1(55),
      Q => \in4x_K1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K1(56),
      Q => \in4x_K1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K1(57),
      Q => \in4x_K1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K1(58),
      Q => \in4x_K1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K1(59),
      Q => \in4x_K1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K1(5),
      Q => \in4x_K1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K1(60),
      Q => \in4x_K1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K1(61),
      Q => \in4x_K1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K1(62),
      Q => \in4x_K1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K1(63),
      Q => \in4x_K1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K1(64),
      Q => \in4x_K1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K1(65),
      Q => \in4x_K1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K1(66),
      Q => \in4x_K1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K1(67),
      Q => \in4x_K1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K1(68),
      Q => \in4x_K1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K1(69),
      Q => \in4x_K1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K1(6),
      Q => \in4x_K1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K1(70),
      Q => \in4x_K1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K1(71),
      Q => \in4x_K1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K1(72),
      Q => \in4x_K1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K1(73),
      Q => \in4x_K1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K1(7),
      Q => \in4x_K1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K1(8),
      Q => \in4x_K1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K1(9),
      Q => \in4x_K1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(10)
    );
\in4x_K2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(11)
    );
\in4x_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(12)
    );
\in4x_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(13)
    );
\in4x_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(14)
    );
\in4x_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(15)
    );
\in4x_K2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(16)
    );
\in4x_K2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(17)
    );
\in4x_K2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(18)
    );
\in4x_K2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(19)
    );
\in4x_K2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(20)
    );
\in4x_K2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(21)
    );
\in4x_K2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(22)
    );
\in4x_K2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(23)
    );
\in4x_K2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(24)
    );
\in4x_K2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(25)
    );
\in4x_K2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(26)
    );
\in4x_K2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(27)
    );
\in4x_K2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(28)
    );
\in4x_K2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(29)
    );
\in4x_K2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(2)
    );
\in4x_K2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(30)
    );
\in4x_K2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(31)
    );
\in4x_K2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(32)
    );
\in4x_K2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(33)
    );
\in4x_K2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(34)
    );
\in4x_K2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(35)
    );
\in4x_K2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(36)
    );
\in4x_K2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(37)
    );
\in4x_K2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(38)
    );
\in4x_K2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(39)
    );
\in4x_K2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(3)
    );
\in4x_K2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(40)
    );
\in4x_K2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(41)
    );
\in4x_K2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(42)
    );
\in4x_K2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(43)
    );
\in4x_K2[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_K2[43]_i_2_n_0\
    );
\in4x_K2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(44)
    );
\in4x_K2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(45)
    );
\in4x_K2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(46)
    );
\in4x_K2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(47)
    );
\in4x_K2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(48)
    );
\in4x_K2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(49)
    );
\in4x_K2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_K2(4)
    );
\in4x_K2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(50)
    );
\in4x_K2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_K2(51)
    );
\in4x_K2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(52)
    );
\in4x_K2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(53)
    );
\in4x_K2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(54)
    );
\in4x_K2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(55)
    );
\in4x_K2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(56)
    );
\in4x_K2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(57)
    );
\in4x_K2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(58)
    );
\in4x_K2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__19_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(59)
    );
\in4x_K2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_K2[59]_i_2_n_0\
    );
\in4x_K2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      O => in4x_K2(5)
    );
\in4x_K2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(60)
    );
\in4x_K2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(61)
    );
\in4x_K2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(62)
    );
\in4x_K2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(63)
    );
\in4x_K2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(64)
    );
\in4x_K2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_K2(65)
    );
\in4x_K2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_K2(66)
    );
\in4x_K2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      O => in4x_K2(67)
    );
\in4x_K2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(68)
    );
\in4x_K2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(69)
    );
\in4x_K2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_K,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(6)
    );
\in4x_K2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_K2(70)
    );
\in4x_K2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_K2(71)
    );
\in4x_K2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_K,
      O => in4x_K2(72)
    );
\in4x_K2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => MISO2_K,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_K2(73)
    );
\in4x_K2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_K2(7)
    );
\in4x_K2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO2_K,
      I3 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      O => in4x_K2(8)
    );
\in4x_K2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__20_n_0\,
      I3 => MISO2_K,
      O => in4x_K2(9)
    );
\in4x_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K2(10),
      Q => \in4x_K2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K2(11),
      Q => \in4x_K2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K2(12),
      Q => \in4x_K2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K2(13),
      Q => \in4x_K2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K2(14),
      Q => \in4x_K2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K2(15),
      Q => \in4x_K2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K2(16),
      Q => \in4x_K2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K2(17),
      Q => \in4x_K2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K2(18),
      Q => \in4x_K2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K2(19),
      Q => \in4x_K2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K2(20),
      Q => \in4x_K2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K2(21),
      Q => \in4x_K2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K2(22),
      Q => \in4x_K2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K2(23),
      Q => \in4x_K2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K2(24),
      Q => \in4x_K2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K2(25),
      Q => \in4x_K2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K2(26),
      Q => \in4x_K2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K2(27),
      Q => \in4x_K2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K2(28),
      Q => \in4x_K2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K2(29),
      Q => \in4x_K2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K2(2),
      Q => \in4x_K2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K2(30),
      Q => \in4x_K2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K2(31),
      Q => \in4x_K2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K2(32),
      Q => \in4x_K2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K2(33),
      Q => \in4x_K2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K2(34),
      Q => \in4x_K2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K2(35),
      Q => \in4x_K2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K2(36),
      Q => \in4x_K2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K2(37),
      Q => \in4x_K2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K2(38),
      Q => \in4x_K2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K2(39),
      Q => \in4x_K2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K2(3),
      Q => \in4x_K2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K2(40),
      Q => \in4x_K2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K2(41),
      Q => \in4x_K2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K2(42),
      Q => \in4x_K2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K2(43),
      Q => \in4x_K2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K2(44),
      Q => \in4x_K2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K2(45),
      Q => \in4x_K2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K2(46),
      Q => \in4x_K2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K2(47),
      Q => \in4x_K2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K2(48),
      Q => \in4x_K2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K2(49),
      Q => \in4x_K2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K2(4),
      Q => \in4x_K2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K2(50),
      Q => \in4x_K2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K2(51),
      Q => \in4x_K2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K2(52),
      Q => \in4x_K2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K2(53),
      Q => \in4x_K2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K2(54),
      Q => \in4x_K2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K2(55),
      Q => \in4x_K2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K2(56),
      Q => \in4x_K2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K2(57),
      Q => \in4x_K2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K2(58),
      Q => \in4x_K2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K2(59),
      Q => \in4x_K2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K2(5),
      Q => \in4x_K2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K2(60),
      Q => \in4x_K2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K2(61),
      Q => \in4x_K2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K2(62),
      Q => \in4x_K2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K2(63),
      Q => \in4x_K2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K2(64),
      Q => \in4x_K2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K2(65),
      Q => \in4x_K2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K2(66),
      Q => \in4x_K2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K2(67),
      Q => \in4x_K2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K2(68),
      Q => \in4x_K2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K2(69),
      Q => \in4x_K2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K2(6),
      Q => \in4x_K2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K2(70),
      Q => \in4x_K2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K2(71),
      Q => \in4x_K2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K2(72),
      Q => \in4x_K2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K2(73),
      Q => \in4x_K2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K2(7),
      Q => \in4x_K2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K2(8),
      Q => \in4x_K2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K2(9),
      Q => \in4x_K2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(10)
    );
\in4x_L1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(11)
    );
\in4x_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(12)
    );
\in4x_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(13)
    );
\in4x_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(14)
    );
\in4x_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(15)
    );
\in4x_L1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(16)
    );
\in4x_L1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(17)
    );
\in4x_L1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(18)
    );
\in4x_L1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L1(19)
    );
\in4x_L1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(20)
    );
\in4x_L1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(21)
    );
\in4x_L1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(22)
    );
\in4x_L1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(23)
    );
\in4x_L1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(24)
    );
\in4x_L1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(25)
    );
\in4x_L1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(26)
    );
\in4x_L1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(27)
    );
\in4x_L1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(28)
    );
\in4x_L1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(29)
    );
\in4x_L1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(2)
    );
\in4x_L1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(30)
    );
\in4x_L1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(31)
    );
\in4x_L1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(32)
    );
\in4x_L1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(33)
    );
\in4x_L1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(34)
    );
\in4x_L1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L1(35)
    );
\in4x_L1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(36)
    );
\in4x_L1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(37)
    );
\in4x_L1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(38)
    );
\in4x_L1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(39)
    );
\in4x_L1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(3)
    );
\in4x_L1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(40)
    );
\in4x_L1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(41)
    );
\in4x_L1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(42)
    );
\in4x_L1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(43)
    );
\in4x_L1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(44)
    );
\in4x_L1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(45)
    );
\in4x_L1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(46)
    );
\in4x_L1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(47)
    );
\in4x_L1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(48)
    );
\in4x_L1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(49)
    );
\in4x_L1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_L1(4)
    );
\in4x_L1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(50)
    );
\in4x_L1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_L1(51)
    );
\in4x_L1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(52)
    );
\in4x_L1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(53)
    );
\in4x_L1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(54)
    );
\in4x_L1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(55)
    );
\in4x_L1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(56)
    );
\in4x_L1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(57)
    );
\in4x_L1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(58)
    );
\in4x_L1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(59)
    );
\in4x_L1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      O => in4x_L1(5)
    );
\in4x_L1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(60)
    );
\in4x_L1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(61)
    );
\in4x_L1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(62)
    );
\in4x_L1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L1(63)
    );
\in4x_L1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L1(64)
    );
\in4x_L1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L1(65)
    );
\in4x_L1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(66)
    );
\in4x_L1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => in4x_L1(67)
    );
\in4x_L1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(68)
    );
\in4x_L1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(69)
    );
\in4x_L1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(6)
    );
\in4x_L1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(70)
    );
\in4x_L1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I5 => main_state(2),
      O => in4x_L1(71)
    );
\in4x_L1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_L,
      O => in4x_L1(72)
    );
\in4x_L1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => main_state(2),
      I3 => MISO1_L,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_L1(73)
    );
\in4x_L1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_L1(7)
    );
\in4x_L1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO1_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_L1(8)
    );
\in4x_L1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_L,
      O => in4x_L1(9)
    );
\in4x_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L1(10),
      Q => \in4x_L1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L1(11),
      Q => \in4x_L1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L1(12),
      Q => \in4x_L1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L1(13),
      Q => \in4x_L1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L1(14),
      Q => \in4x_L1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L1(15),
      Q => \in4x_L1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L1(16),
      Q => \in4x_L1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L1(17),
      Q => \in4x_L1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L1(18),
      Q => \in4x_L1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L1(19),
      Q => \in4x_L1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L1(20),
      Q => \in4x_L1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L1(21),
      Q => \in4x_L1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L1(22),
      Q => \in4x_L1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L1(23),
      Q => \in4x_L1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L1(24),
      Q => \in4x_L1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L1(25),
      Q => \in4x_L1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L1(26),
      Q => \in4x_L1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L1(27),
      Q => \in4x_L1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L1(28),
      Q => \in4x_L1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L1(29),
      Q => \in4x_L1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L1(2),
      Q => \in4x_L1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L1(30),
      Q => \in4x_L1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L1(31),
      Q => \in4x_L1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L1(32),
      Q => \in4x_L1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L1(33),
      Q => \in4x_L1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L1(34),
      Q => \in4x_L1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L1(35),
      Q => \in4x_L1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L1(36),
      Q => \in4x_L1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L1(37),
      Q => \in4x_L1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L1(38),
      Q => \in4x_L1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L1(39),
      Q => \in4x_L1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L1(3),
      Q => \in4x_L1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L1(40),
      Q => \in4x_L1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L1(41),
      Q => \in4x_L1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L1(42),
      Q => \in4x_L1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L1(43),
      Q => \in4x_L1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L1(44),
      Q => \in4x_L1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L1(45),
      Q => \in4x_L1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L1(46),
      Q => \in4x_L1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L1(47),
      Q => \in4x_L1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L1(48),
      Q => \in4x_L1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L1(49),
      Q => \in4x_L1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L1(4),
      Q => \in4x_L1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L1(50),
      Q => \in4x_L1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L1(51),
      Q => \in4x_L1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L1(52),
      Q => \in4x_L1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L1(53),
      Q => \in4x_L1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L1(54),
      Q => \in4x_L1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L1(55),
      Q => \in4x_L1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L1(56),
      Q => \in4x_L1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L1(57),
      Q => \in4x_L1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L1(58),
      Q => \in4x_L1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L1(59),
      Q => \in4x_L1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L1(5),
      Q => \in4x_L1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L1(60),
      Q => \in4x_L1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L1(61),
      Q => \in4x_L1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L1(62),
      Q => \in4x_L1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L1(63),
      Q => \in4x_L1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L1(64),
      Q => \in4x_L1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L1(65),
      Q => \in4x_L1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L1(66),
      Q => \in4x_L1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L1(67),
      Q => \in4x_L1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L1(68),
      Q => \in4x_L1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L1(69),
      Q => \in4x_L1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L1(6),
      Q => \in4x_L1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L1(70),
      Q => \in4x_L1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L1(71),
      Q => \in4x_L1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L1(72),
      Q => \in4x_L1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L1(73),
      Q => \in4x_L1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L1(7),
      Q => \in4x_L1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L1(8),
      Q => \in4x_L1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L1(9),
      Q => \in4x_L1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(10)
    );
\in4x_L2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(11)
    );
\in4x_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(12)
    );
\in4x_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(13)
    );
\in4x_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(14)
    );
\in4x_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(15)
    );
\in4x_L2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(16)
    );
\in4x_L2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(17)
    );
\in4x_L2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(18)
    );
\in4x_L2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L2(19)
    );
\in4x_L2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(20)
    );
\in4x_L2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(21)
    );
\in4x_L2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(22)
    );
\in4x_L2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(23)
    );
\in4x_L2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(24)
    );
\in4x_L2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(25)
    );
\in4x_L2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(26)
    );
\in4x_L2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(27)
    );
\in4x_L2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(28)
    );
\in4x_L2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(29)
    );
\in4x_L2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(2)
    );
\in4x_L2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(30)
    );
\in4x_L2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(31)
    );
\in4x_L2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(32)
    );
\in4x_L2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(33)
    );
\in4x_L2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(34)
    );
\in4x_L2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_L2(35)
    );
\in4x_L2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(36)
    );
\in4x_L2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(37)
    );
\in4x_L2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(38)
    );
\in4x_L2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(39)
    );
\in4x_L2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(3)
    );
\in4x_L2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(40)
    );
\in4x_L2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(41)
    );
\in4x_L2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(42)
    );
\in4x_L2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(43)
    );
\in4x_L2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(44)
    );
\in4x_L2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(45)
    );
\in4x_L2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(46)
    );
\in4x_L2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(47)
    );
\in4x_L2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(48)
    );
\in4x_L2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(49)
    );
\in4x_L2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_L2(4)
    );
\in4x_L2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(50)
    );
\in4x_L2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_L2(51)
    );
\in4x_L2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(52)
    );
\in4x_L2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(53)
    );
\in4x_L2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(54)
    );
\in4x_L2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(55)
    );
\in4x_L2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(56)
    );
\in4x_L2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(57)
    );
\in4x_L2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(58)
    );
\in4x_L2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(59)
    );
\in4x_L2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      O => in4x_L2(5)
    );
\in4x_L2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(60)
    );
\in4x_L2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(61)
    );
\in4x_L2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(62)
    );
\in4x_L2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(63)
    );
\in4x_L2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(64)
    );
\in4x_L2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(65)
    );
\in4x_L2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(66)
    );
\in4x_L2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_L2(67)
    );
\in4x_L2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(68)
    );
\in4x_L2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(69)
    );
\in4x_L2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_L,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(6)
    );
\in4x_L2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(70)
    );
\in4x_L2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_L2(71)
    );
\in4x_L2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_L,
      O => in4x_L2(72)
    );
\in4x_L2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => MISO2_L,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_L2(73)
    );
\in4x_L2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L2(7)
    );
\in4x_L2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO2_L,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_L2(8)
    );
\in4x_L2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_L,
      O => in4x_L2(9)
    );
\in4x_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L2(10),
      Q => \in4x_L2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L2(11),
      Q => \in4x_L2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L2(12),
      Q => \in4x_L2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L2(13),
      Q => \in4x_L2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L2(14),
      Q => \in4x_L2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L2(15),
      Q => \in4x_L2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L2(16),
      Q => \in4x_L2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L2(17),
      Q => \in4x_L2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L2(18),
      Q => \in4x_L2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L2(19),
      Q => \in4x_L2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L2(20),
      Q => \in4x_L2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L2(21),
      Q => \in4x_L2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L2(22),
      Q => \in4x_L2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L2(23),
      Q => \in4x_L2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L2(24),
      Q => \in4x_L2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L2(25),
      Q => \in4x_L2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L2(26),
      Q => \in4x_L2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L2(27),
      Q => \in4x_L2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L2(28),
      Q => \in4x_L2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L2(29),
      Q => \in4x_L2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L2(2),
      Q => \in4x_L2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L2(30),
      Q => \in4x_L2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L2(31),
      Q => \in4x_L2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L2(32),
      Q => \in4x_L2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L2(33),
      Q => \in4x_L2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L2(34),
      Q => \in4x_L2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L2(35),
      Q => \in4x_L2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L2(36),
      Q => \in4x_L2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L2(37),
      Q => \in4x_L2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L2(38),
      Q => \in4x_L2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L2(39),
      Q => \in4x_L2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L2(3),
      Q => \in4x_L2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L2(40),
      Q => \in4x_L2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L2(41),
      Q => \in4x_L2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L2(42),
      Q => \in4x_L2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L2(43),
      Q => \in4x_L2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L2(44),
      Q => \in4x_L2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L2(45),
      Q => \in4x_L2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L2(46),
      Q => \in4x_L2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L2(47),
      Q => \in4x_L2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L2(48),
      Q => \in4x_L2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L2(49),
      Q => \in4x_L2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L2(4),
      Q => \in4x_L2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L2(50),
      Q => \in4x_L2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L2(51),
      Q => \in4x_L2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L2(52),
      Q => \in4x_L2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L2(53),
      Q => \in4x_L2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L2(54),
      Q => \in4x_L2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L2(55),
      Q => \in4x_L2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L2(56),
      Q => \in4x_L2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L2(57),
      Q => \in4x_L2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L2(58),
      Q => \in4x_L2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L2(59),
      Q => \in4x_L2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L2(5),
      Q => \in4x_L2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L2(60),
      Q => \in4x_L2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L2(61),
      Q => \in4x_L2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L2(62),
      Q => \in4x_L2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L2(63),
      Q => \in4x_L2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L2(64),
      Q => \in4x_L2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L2(65),
      Q => \in4x_L2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L2(66),
      Q => \in4x_L2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L2(67),
      Q => \in4x_L2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L2(68),
      Q => \in4x_L2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L2(69),
      Q => \in4x_L2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L2(6),
      Q => \in4x_L2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L2(70),
      Q => \in4x_L2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L2(71),
      Q => \in4x_L2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L2(72),
      Q => \in4x_L2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L2(73),
      Q => \in4x_L2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L2(7),
      Q => \in4x_L2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L2(8),
      Q => \in4x_L2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L2(9),
      Q => \in4x_L2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(10)
    );
\in4x_M1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(11)
    );
\in4x_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(12)
    );
\in4x_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(13)
    );
\in4x_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(14)
    );
\in4x_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(15)
    );
\in4x_M1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(16)
    );
\in4x_M1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(17)
    );
\in4x_M1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(18)
    );
\in4x_M1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M1(19)
    );
\in4x_M1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(20)
    );
\in4x_M1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(21)
    );
\in4x_M1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(22)
    );
\in4x_M1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(23)
    );
\in4x_M1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(24)
    );
\in4x_M1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(25)
    );
\in4x_M1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(26)
    );
\in4x_M1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(27)
    );
\in4x_M1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(28)
    );
\in4x_M1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(29)
    );
\in4x_M1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(2)
    );
\in4x_M1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(30)
    );
\in4x_M1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(31)
    );
\in4x_M1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(32)
    );
\in4x_M1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(33)
    );
\in4x_M1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(34)
    );
\in4x_M1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M1(35)
    );
\in4x_M1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(36)
    );
\in4x_M1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(37)
    );
\in4x_M1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(38)
    );
\in4x_M1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(39)
    );
\in4x_M1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(3)
    );
\in4x_M1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(40)
    );
\in4x_M1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(41)
    );
\in4x_M1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(42)
    );
\in4x_M1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(43)
    );
\in4x_M1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(44)
    );
\in4x_M1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(45)
    );
\in4x_M1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(46)
    );
\in4x_M1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(47)
    );
\in4x_M1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(48)
    );
\in4x_M1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(49)
    );
\in4x_M1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(4)
    );
\in4x_M1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(50)
    );
\in4x_M1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_M1(51)
    );
\in4x_M1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(52)
    );
\in4x_M1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(53)
    );
\in4x_M1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(54)
    );
\in4x_M1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(55)
    );
\in4x_M1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(56)
    );
\in4x_M1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(57)
    );
\in4x_M1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(58)
    );
\in4x_M1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(59)
    );
\in4x_M1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      O => in4x_M1(5)
    );
\in4x_M1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(60)
    );
\in4x_M1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(61)
    );
\in4x_M1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(62)
    );
\in4x_M1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M1(63)
    );
\in4x_M1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(64)
    );
\in4x_M1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M1(65)
    );
\in4x_M1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(66)
    );
\in4x_M1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_M1(67)
    );
\in4x_M1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(68)
    );
\in4x_M1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(69)
    );
\in4x_M1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(6)
    );
\in4x_M1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(70)
    );
\in4x_M1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_M1(71)
    );
\in4x_M1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_M,
      O => in4x_M1(72)
    );
\in4x_M1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => MISO1_M,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_M1(73)
    );
\in4x_M1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_M1(7)
    );
\in4x_M1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO1_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(8)
    );
\in4x_M1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M,
      O => in4x_M1(9)
    );
\in4x_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M1(10),
      Q => \in4x_M1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M1(11),
      Q => \in4x_M1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M1(12),
      Q => \in4x_M1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M1(13),
      Q => \in4x_M1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M1(14),
      Q => \in4x_M1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M1(15),
      Q => \in4x_M1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M1(16),
      Q => \in4x_M1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M1(17),
      Q => \in4x_M1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M1(18),
      Q => \in4x_M1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M1(19),
      Q => \in4x_M1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M1(20),
      Q => \in4x_M1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M1(21),
      Q => \in4x_M1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M1(22),
      Q => \in4x_M1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M1(23),
      Q => \in4x_M1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M1(24),
      Q => \in4x_M1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M1(25),
      Q => \in4x_M1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M1(26),
      Q => \in4x_M1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M1(27),
      Q => \in4x_M1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M1(28),
      Q => \in4x_M1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M1(29),
      Q => \in4x_M1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M1(2),
      Q => \in4x_M1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M1(30),
      Q => \in4x_M1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M1(31),
      Q => \in4x_M1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M1(32),
      Q => \in4x_M1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M1(33),
      Q => \in4x_M1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M1(34),
      Q => \in4x_M1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M1(35),
      Q => \in4x_M1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M1(36),
      Q => \in4x_M1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M1(37),
      Q => \in4x_M1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M1(38),
      Q => \in4x_M1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M1(39),
      Q => \in4x_M1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M1(3),
      Q => \in4x_M1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M1(40),
      Q => \in4x_M1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M1(41),
      Q => \in4x_M1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M1(42),
      Q => \in4x_M1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M1(43),
      Q => \in4x_M1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M1(44),
      Q => \in4x_M1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M1(45),
      Q => \in4x_M1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M1(46),
      Q => \in4x_M1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M1(47),
      Q => \in4x_M1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M1(48),
      Q => \in4x_M1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M1(49),
      Q => \in4x_M1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M1(4),
      Q => \in4x_M1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M1(50),
      Q => \in4x_M1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M1(51),
      Q => \in4x_M1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M1(52),
      Q => \in4x_M1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M1(53),
      Q => \in4x_M1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M1(54),
      Q => \in4x_M1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M1(55),
      Q => \in4x_M1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M1(56),
      Q => \in4x_M1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M1(57),
      Q => \in4x_M1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M1(58),
      Q => \in4x_M1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M1(59),
      Q => \in4x_M1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M1(5),
      Q => \in4x_M1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M1(60),
      Q => \in4x_M1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M1(61),
      Q => \in4x_M1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M1(62),
      Q => \in4x_M1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M1(63),
      Q => \in4x_M1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M1(64),
      Q => \in4x_M1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M1(65),
      Q => \in4x_M1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M1(66),
      Q => \in4x_M1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M1(67),
      Q => \in4x_M1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M1(68),
      Q => \in4x_M1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M1(69),
      Q => \in4x_M1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M1(6),
      Q => \in4x_M1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M1(70),
      Q => \in4x_M1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M1(71),
      Q => \in4x_M1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M1(72),
      Q => \in4x_M1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M1(73),
      Q => \in4x_M1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M1(7),
      Q => \in4x_M1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M1(8),
      Q => \in4x_M1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M1(9),
      Q => \in4x_M1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(10)
    );
\in4x_M2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(11)
    );
\in4x_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(12)
    );
\in4x_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(13)
    );
\in4x_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(14)
    );
\in4x_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(15)
    );
\in4x_M2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(16)
    );
\in4x_M2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(17)
    );
\in4x_M2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(18)
    );
\in4x_M2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(19)
    );
\in4x_M2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(20)
    );
\in4x_M2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(21)
    );
\in4x_M2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(22)
    );
\in4x_M2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(23)
    );
\in4x_M2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(24)
    );
\in4x_M2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(25)
    );
\in4x_M2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(26)
    );
\in4x_M2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(27)
    );
\in4x_M2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(28)
    );
\in4x_M2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(29)
    );
\in4x_M2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(2)
    );
\in4x_M2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(30)
    );
\in4x_M2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(31)
    );
\in4x_M2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(32)
    );
\in4x_M2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(33)
    );
\in4x_M2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(34)
    );
\in4x_M2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(35)
    );
\in4x_M2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(36)
    );
\in4x_M2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(37)
    );
\in4x_M2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(38)
    );
\in4x_M2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(39)
    );
\in4x_M2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(3)
    );
\in4x_M2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(40)
    );
\in4x_M2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(41)
    );
\in4x_M2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(42)
    );
\in4x_M2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(43)
    );
\in4x_M2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(44)
    );
\in4x_M2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(45)
    );
\in4x_M2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(46)
    );
\in4x_M2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(47)
    );
\in4x_M2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(48)
    );
\in4x_M2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(49)
    );
\in4x_M2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_M2(4)
    );
\in4x_M2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(50)
    );
\in4x_M2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_M2(51)
    );
\in4x_M2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(52)
    );
\in4x_M2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(53)
    );
\in4x_M2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(54)
    );
\in4x_M2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(55)
    );
\in4x_M2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(56)
    );
\in4x_M2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(57)
    );
\in4x_M2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(58)
    );
\in4x_M2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(59)
    );
\in4x_M2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      O => in4x_M2(5)
    );
\in4x_M2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(60)
    );
\in4x_M2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(61)
    );
\in4x_M2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(62)
    );
\in4x_M2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(63)
    );
\in4x_M2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(64)
    );
\in4x_M2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(65)
    );
\in4x_M2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(66)
    );
\in4x_M2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      O => in4x_M2(67)
    );
\in4x_M2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(68)
    );
\in4x_M2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(69)
    );
\in4x_M2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_M,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(6)
    );
\in4x_M2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(70)
    );
\in4x_M2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_M2(71)
    );
\in4x_M2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_M,
      O => in4x_M2(72)
    );
\in4x_M2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => main_state(2),
      I3 => MISO2_M,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_M2(73)
    );
\in4x_M2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M2(7)
    );
\in4x_M2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO2_M,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_M2(8)
    );
\in4x_M2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_M,
      O => in4x_M2(9)
    );
\in4x_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M2(10),
      Q => \in4x_M2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M2(11),
      Q => \in4x_M2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M2(12),
      Q => \in4x_M2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M2(13),
      Q => \in4x_M2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M2(14),
      Q => \in4x_M2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M2(15),
      Q => \in4x_M2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M2(16),
      Q => \in4x_M2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M2(17),
      Q => \in4x_M2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M2(18),
      Q => \in4x_M2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M2(19),
      Q => \in4x_M2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M2(20),
      Q => \in4x_M2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M2(21),
      Q => \in4x_M2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M2(22),
      Q => \in4x_M2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M2(23),
      Q => \in4x_M2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M2(24),
      Q => \in4x_M2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M2(25),
      Q => \in4x_M2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M2(26),
      Q => \in4x_M2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M2(27),
      Q => \in4x_M2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M2(28),
      Q => \in4x_M2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M2(29),
      Q => \in4x_M2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M2(2),
      Q => \in4x_M2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M2(30),
      Q => \in4x_M2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M2(31),
      Q => \in4x_M2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M2(32),
      Q => \in4x_M2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M2(33),
      Q => \in4x_M2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M2(34),
      Q => \in4x_M2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M2(35),
      Q => \in4x_M2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M2(36),
      Q => \in4x_M2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M2(37),
      Q => \in4x_M2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M2(38),
      Q => \in4x_M2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M2(39),
      Q => \in4x_M2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M2(3),
      Q => \in4x_M2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M2(40),
      Q => \in4x_M2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M2(41),
      Q => \in4x_M2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M2(42),
      Q => \in4x_M2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M2(43),
      Q => \in4x_M2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M2(44),
      Q => \in4x_M2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M2(45),
      Q => \in4x_M2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M2(46),
      Q => \in4x_M2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M2(47),
      Q => \in4x_M2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M2(48),
      Q => \in4x_M2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M2(49),
      Q => \in4x_M2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M2(4),
      Q => \in4x_M2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M2(50),
      Q => \in4x_M2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M2(51),
      Q => \in4x_M2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M2(52),
      Q => \in4x_M2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M2(53),
      Q => \in4x_M2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M2(54),
      Q => \in4x_M2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M2(55),
      Q => \in4x_M2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M2(56),
      Q => \in4x_M2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M2(57),
      Q => \in4x_M2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M2(58),
      Q => \in4x_M2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M2(59),
      Q => \in4x_M2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M2(5),
      Q => \in4x_M2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M2(60),
      Q => \in4x_M2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M2(61),
      Q => \in4x_M2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M2(62),
      Q => \in4x_M2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M2(63),
      Q => \in4x_M2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M2(64),
      Q => \in4x_M2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M2(65),
      Q => \in4x_M2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M2(66),
      Q => \in4x_M2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M2(67),
      Q => \in4x_M2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M2(68),
      Q => \in4x_M2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M2(69),
      Q => \in4x_M2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M2(6),
      Q => \in4x_M2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M2(70),
      Q => \in4x_M2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M2(71),
      Q => \in4x_M2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M2(72),
      Q => \in4x_M2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M2(73),
      Q => \in4x_M2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M2(7),
      Q => \in4x_M2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M2(8),
      Q => \in4x_M2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M2(9),
      Q => \in4x_M2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(10)
    );
\in4x_N1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(11)
    );
\in4x_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(12)
    );
\in4x_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(13)
    );
\in4x_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(14)
    );
\in4x_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(15)
    );
\in4x_N1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(16)
    );
\in4x_N1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(17)
    );
\in4x_N1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(18)
    );
\in4x_N1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N1(19)
    );
\in4x_N1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(20)
    );
\in4x_N1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(21)
    );
\in4x_N1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(22)
    );
\in4x_N1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(23)
    );
\in4x_N1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(24)
    );
\in4x_N1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(25)
    );
\in4x_N1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(26)
    );
\in4x_N1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(27)
    );
\in4x_N1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(28)
    );
\in4x_N1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(29)
    );
\in4x_N1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(2)
    );
\in4x_N1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(30)
    );
\in4x_N1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(31)
    );
\in4x_N1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(32)
    );
\in4x_N1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(33)
    );
\in4x_N1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(34)
    );
\in4x_N1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N1(35)
    );
\in4x_N1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(36)
    );
\in4x_N1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(37)
    );
\in4x_N1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(38)
    );
\in4x_N1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(39)
    );
\in4x_N1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(3)
    );
\in4x_N1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(40)
    );
\in4x_N1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(41)
    );
\in4x_N1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(42)
    );
\in4x_N1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(43)
    );
\in4x_N1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_N1[43]_i_2_n_0\
    );
\in4x_N1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(44)
    );
\in4x_N1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(45)
    );
\in4x_N1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(46)
    );
\in4x_N1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(47)
    );
\in4x_N1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(48)
    );
\in4x_N1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(49)
    );
\in4x_N1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_N1(4)
    );
\in4x_N1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(50)
    );
\in4x_N1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_N1(51)
    );
\in4x_N1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(52)
    );
\in4x_N1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(53)
    );
\in4x_N1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(54)
    );
\in4x_N1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(55)
    );
\in4x_N1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(56)
    );
\in4x_N1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(57)
    );
\in4x_N1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(58)
    );
\in4x_N1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(59)
    );
\in4x_N1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_N1[59]_i_2_n_0\
    );
\in4x_N1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      O => in4x_N1(5)
    );
\in4x_N1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(60)
    );
\in4x_N1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(61)
    );
\in4x_N1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(62)
    );
\in4x_N1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_N1(63)
    );
\in4x_N1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(64)
    );
\in4x_N1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_N1(65)
    );
\in4x_N1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(66)
    );
\in4x_N1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(67)
    );
\in4x_N1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(68)
    );
\in4x_N1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(69)
    );
\in4x_N1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(6)
    );
\in4x_N1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(70)
    );
\in4x_N1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N1(71)
    );
\in4x_N1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_N,
      O => in4x_N1(72)
    );
\in4x_N1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => MISO1_N,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N1(73)
    );
\in4x_N1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N1(7)
    );
\in4x_N1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO1_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_N1(8)
    );
\in4x_N1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_N,
      O => in4x_N1(9)
    );
\in4x_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N1(10),
      Q => \in4x_N1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N1(11),
      Q => \in4x_N1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N1(12),
      Q => \in4x_N1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N1(13),
      Q => \in4x_N1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N1(14),
      Q => \in4x_N1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N1(15),
      Q => \in4x_N1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N1(16),
      Q => \in4x_N1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N1(17),
      Q => \in4x_N1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N1(18),
      Q => \in4x_N1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N1(19),
      Q => \in4x_N1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N1(20),
      Q => \in4x_N1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N1(21),
      Q => \in4x_N1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N1(22),
      Q => \in4x_N1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N1(23),
      Q => \in4x_N1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N1(24),
      Q => \in4x_N1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N1(25),
      Q => \in4x_N1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N1(26),
      Q => \in4x_N1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N1(27),
      Q => \in4x_N1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N1(28),
      Q => \in4x_N1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N1(29),
      Q => \in4x_N1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N1(2),
      Q => \in4x_N1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N1(30),
      Q => \in4x_N1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N1(31),
      Q => \in4x_N1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N1(32),
      Q => \in4x_N1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N1(33),
      Q => \in4x_N1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N1(34),
      Q => \in4x_N1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N1(35),
      Q => \in4x_N1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N1(36),
      Q => \in4x_N1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N1(37),
      Q => \in4x_N1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N1(38),
      Q => \in4x_N1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N1(39),
      Q => \in4x_N1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N1(3),
      Q => \in4x_N1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N1(40),
      Q => \in4x_N1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N1(41),
      Q => \in4x_N1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N1(42),
      Q => \in4x_N1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N1(43),
      Q => \in4x_N1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N1(44),
      Q => \in4x_N1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N1(45),
      Q => \in4x_N1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N1(46),
      Q => \in4x_N1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N1(47),
      Q => \in4x_N1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N1(48),
      Q => \in4x_N1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N1(49),
      Q => \in4x_N1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N1(4),
      Q => \in4x_N1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N1(50),
      Q => \in4x_N1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N1(51),
      Q => \in4x_N1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N1(52),
      Q => \in4x_N1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N1(53),
      Q => \in4x_N1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N1(54),
      Q => \in4x_N1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N1(55),
      Q => \in4x_N1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N1(56),
      Q => \in4x_N1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N1(57),
      Q => \in4x_N1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N1(58),
      Q => \in4x_N1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N1(59),
      Q => \in4x_N1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N1(5),
      Q => \in4x_N1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N1(60),
      Q => \in4x_N1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N1(61),
      Q => \in4x_N1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N1(62),
      Q => \in4x_N1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N1(63),
      Q => \in4x_N1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N1(64),
      Q => \in4x_N1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N1(65),
      Q => \in4x_N1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N1(66),
      Q => \in4x_N1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N1(67),
      Q => \in4x_N1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N1(68),
      Q => \in4x_N1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N1(69),
      Q => \in4x_N1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N1(6),
      Q => \in4x_N1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N1(70),
      Q => \in4x_N1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N1(71),
      Q => \in4x_N1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N1(72),
      Q => \in4x_N1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N1(73),
      Q => \in4x_N1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N1(7),
      Q => \in4x_N1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N1(8),
      Q => \in4x_N1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N1(9),
      Q => \in4x_N1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(10)
    );
\in4x_N2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(11)
    );
\in4x_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(12)
    );
\in4x_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(13)
    );
\in4x_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(14)
    );
\in4x_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(15)
    );
\in4x_N2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(16)
    );
\in4x_N2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(17)
    );
\in4x_N2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(18)
    );
\in4x_N2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N2(19)
    );
\in4x_N2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(20)
    );
\in4x_N2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(21)
    );
\in4x_N2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(22)
    );
\in4x_N2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(23)
    );
\in4x_N2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(24)
    );
\in4x_N2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(25)
    );
\in4x_N2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(26)
    );
\in4x_N2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(27)
    );
\in4x_N2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(28)
    );
\in4x_N2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(29)
    );
\in4x_N2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(2)
    );
\in4x_N2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(30)
    );
\in4x_N2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(31)
    );
\in4x_N2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(32)
    );
\in4x_N2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(33)
    );
\in4x_N2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(34)
    );
\in4x_N2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_N2(35)
    );
\in4x_N2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(36)
    );
\in4x_N2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(37)
    );
\in4x_N2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(38)
    );
\in4x_N2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(39)
    );
\in4x_N2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(3)
    );
\in4x_N2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(40)
    );
\in4x_N2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(41)
    );
\in4x_N2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(42)
    );
\in4x_N2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(43)
    );
\in4x_N2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(44)
    );
\in4x_N2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(45)
    );
\in4x_N2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(46)
    );
\in4x_N2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(47)
    );
\in4x_N2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(48)
    );
\in4x_N2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(49)
    );
\in4x_N2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_N2(4)
    );
\in4x_N2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(50)
    );
\in4x_N2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_N2(51)
    );
\in4x_N2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(52)
    );
\in4x_N2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(53)
    );
\in4x_N2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(54)
    );
\in4x_N2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(55)
    );
\in4x_N2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(56)
    );
\in4x_N2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(57)
    );
\in4x_N2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(58)
    );
\in4x_N2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(59)
    );
\in4x_N2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      O => in4x_N2(5)
    );
\in4x_N2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(60)
    );
\in4x_N2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(61)
    );
\in4x_N2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(62)
    );
\in4x_N2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(63)
    );
\in4x_N2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(64)
    );
\in4x_N2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(65)
    );
\in4x_N2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(66)
    );
\in4x_N2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(67)
    );
\in4x_N2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(68)
    );
\in4x_N2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(69)
    );
\in4x_N2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_N,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(6)
    );
\in4x_N2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(70)
    );
\in4x_N2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_N2(71)
    );
\in4x_N2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_N,
      O => in4x_N2(72)
    );
\in4x_N2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => main_state(2),
      I3 => MISO2_N,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N2(73)
    );
\in4x_N2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_N2(7)
    );
\in4x_N2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO2_N,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_N2(8)
    );
\in4x_N2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_N,
      O => in4x_N2(9)
    );
\in4x_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N2(10),
      Q => \in4x_N2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N2(11),
      Q => \in4x_N2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N2(12),
      Q => \in4x_N2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N2(13),
      Q => \in4x_N2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N2(14),
      Q => \in4x_N2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N2(15),
      Q => \in4x_N2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N2(16),
      Q => \in4x_N2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N2(17),
      Q => \in4x_N2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N2(18),
      Q => \in4x_N2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N2(19),
      Q => \in4x_N2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N2(20),
      Q => \in4x_N2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N2(21),
      Q => \in4x_N2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N2(22),
      Q => \in4x_N2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N2(23),
      Q => \in4x_N2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N2(24),
      Q => \in4x_N2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N2(25),
      Q => \in4x_N2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N2(26),
      Q => \in4x_N2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N2(27),
      Q => \in4x_N2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N2(28),
      Q => \in4x_N2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N2(29),
      Q => \in4x_N2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N2(2),
      Q => \in4x_N2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N2(30),
      Q => \in4x_N2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N2(31),
      Q => \in4x_N2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N2(32),
      Q => \in4x_N2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N2(33),
      Q => \in4x_N2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N2(34),
      Q => \in4x_N2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N2(35),
      Q => \in4x_N2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N2(36),
      Q => \in4x_N2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N2(37),
      Q => \in4x_N2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N2(38),
      Q => \in4x_N2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N2(39),
      Q => \in4x_N2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N2(3),
      Q => \in4x_N2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N2(40),
      Q => \in4x_N2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N2(41),
      Q => \in4x_N2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N2(42),
      Q => \in4x_N2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N2(43),
      Q => \in4x_N2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N2(44),
      Q => \in4x_N2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N2(45),
      Q => \in4x_N2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N2(46),
      Q => \in4x_N2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N2(47),
      Q => \in4x_N2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N2(48),
      Q => \in4x_N2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N2(49),
      Q => \in4x_N2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N2(4),
      Q => \in4x_N2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N2(50),
      Q => \in4x_N2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N2(51),
      Q => \in4x_N2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N2(52),
      Q => \in4x_N2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N2(53),
      Q => \in4x_N2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N2(54),
      Q => \in4x_N2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N2(55),
      Q => \in4x_N2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N2(56),
      Q => \in4x_N2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N2(57),
      Q => \in4x_N2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N2(58),
      Q => \in4x_N2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N2(59),
      Q => \in4x_N2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N2(5),
      Q => \in4x_N2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N2(60),
      Q => \in4x_N2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N2(61),
      Q => \in4x_N2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N2(62),
      Q => \in4x_N2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N2(63),
      Q => \in4x_N2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N2(64),
      Q => \in4x_N2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N2(65),
      Q => \in4x_N2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N2(66),
      Q => \in4x_N2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N2(67),
      Q => \in4x_N2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N2(68),
      Q => \in4x_N2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N2(69),
      Q => \in4x_N2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N2(6),
      Q => \in4x_N2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N2(70),
      Q => \in4x_N2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N2(71),
      Q => \in4x_N2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N2(72),
      Q => \in4x_N2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N2(73),
      Q => \in4x_N2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N2(7),
      Q => \in4x_N2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N2(8),
      Q => \in4x_N2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N2(9),
      Q => \in4x_N2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(10)
    );
\in4x_O1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(11)
    );
\in4x_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(12)
    );
\in4x_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(13)
    );
\in4x_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(14)
    );
\in4x_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(15)
    );
\in4x_O1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(16)
    );
\in4x_O1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(17)
    );
\in4x_O1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(18)
    );
\in4x_O1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O1(19)
    );
\in4x_O1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(20)
    );
\in4x_O1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(21)
    );
\in4x_O1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(22)
    );
\in4x_O1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(23)
    );
\in4x_O1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(24)
    );
\in4x_O1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(25)
    );
\in4x_O1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(26)
    );
\in4x_O1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(27)
    );
\in4x_O1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(28)
    );
\in4x_O1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(29)
    );
\in4x_O1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(2)
    );
\in4x_O1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(30)
    );
\in4x_O1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(31)
    );
\in4x_O1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(32)
    );
\in4x_O1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(33)
    );
\in4x_O1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(34)
    );
\in4x_O1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O1(35)
    );
\in4x_O1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(36)
    );
\in4x_O1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(37)
    );
\in4x_O1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(38)
    );
\in4x_O1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(39)
    );
\in4x_O1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(3)
    );
\in4x_O1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(40)
    );
\in4x_O1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(41)
    );
\in4x_O1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(42)
    );
\in4x_O1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(43)
    );
\in4x_O1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(44)
    );
\in4x_O1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(45)
    );
\in4x_O1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(46)
    );
\in4x_O1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(47)
    );
\in4x_O1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(48)
    );
\in4x_O1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(49)
    );
\in4x_O1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_O1(4)
    );
\in4x_O1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(50)
    );
\in4x_O1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_O1(51)
    );
\in4x_O1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(52)
    );
\in4x_O1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(53)
    );
\in4x_O1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(54)
    );
\in4x_O1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(55)
    );
\in4x_O1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(56)
    );
\in4x_O1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(57)
    );
\in4x_O1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(58)
    );
\in4x_O1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(59)
    );
\in4x_O1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      O => in4x_O1(5)
    );
\in4x_O1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(60)
    );
\in4x_O1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(61)
    );
\in4x_O1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(62)
    );
\in4x_O1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => main_state(2),
      O => in4x_O1(63)
    );
\in4x_O1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(64)
    );
\in4x_O1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(65)
    );
\in4x_O1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(66)
    );
\in4x_O1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O1(67)
    );
\in4x_O1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(68)
    );
\in4x_O1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(69)
    );
\in4x_O1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(6)
    );
\in4x_O1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(70)
    );
\in4x_O1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O1(71)
    );
\in4x_O1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_O,
      O => in4x_O1(72)
    );
\in4x_O1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => MISO1_O,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_O1(73)
    );
\in4x_O1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O1(7)
    );
\in4x_O1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO1_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_O1(8)
    );
\in4x_O1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_O,
      O => in4x_O1(9)
    );
\in4x_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O1(10),
      Q => \in4x_O1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O1(11),
      Q => \in4x_O1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O1(12),
      Q => \in4x_O1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O1(13),
      Q => \in4x_O1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O1(14),
      Q => \in4x_O1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O1(15),
      Q => \in4x_O1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O1(16),
      Q => \in4x_O1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O1(17),
      Q => \in4x_O1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O1(18),
      Q => \in4x_O1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O1(19),
      Q => \in4x_O1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O1(20),
      Q => \in4x_O1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O1(21),
      Q => \in4x_O1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O1(22),
      Q => \in4x_O1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O1(23),
      Q => \in4x_O1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O1(24),
      Q => \in4x_O1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O1(25),
      Q => \in4x_O1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O1(26),
      Q => \in4x_O1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O1(27),
      Q => \in4x_O1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O1(28),
      Q => \in4x_O1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O1(29),
      Q => \in4x_O1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O1(2),
      Q => \in4x_O1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O1(30),
      Q => \in4x_O1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O1(31),
      Q => \in4x_O1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O1(32),
      Q => \in4x_O1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O1(33),
      Q => \in4x_O1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O1(34),
      Q => \in4x_O1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O1(35),
      Q => \in4x_O1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O1(36),
      Q => \in4x_O1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O1(37),
      Q => \in4x_O1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O1(38),
      Q => \in4x_O1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O1(39),
      Q => \in4x_O1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O1(3),
      Q => \in4x_O1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O1(40),
      Q => \in4x_O1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O1(41),
      Q => \in4x_O1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O1(42),
      Q => \in4x_O1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O1(43),
      Q => \in4x_O1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O1(44),
      Q => \in4x_O1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O1(45),
      Q => \in4x_O1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O1(46),
      Q => \in4x_O1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O1(47),
      Q => \in4x_O1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O1(48),
      Q => \in4x_O1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O1(49),
      Q => \in4x_O1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O1(4),
      Q => \in4x_O1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O1(50),
      Q => \in4x_O1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O1(51),
      Q => \in4x_O1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O1(52),
      Q => \in4x_O1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O1(53),
      Q => \in4x_O1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O1(54),
      Q => \in4x_O1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O1(55),
      Q => \in4x_O1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O1(56),
      Q => \in4x_O1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O1(57),
      Q => \in4x_O1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O1(58),
      Q => \in4x_O1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O1(59),
      Q => \in4x_O1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O1(5),
      Q => \in4x_O1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O1(60),
      Q => \in4x_O1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O1(61),
      Q => \in4x_O1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O1(62),
      Q => \in4x_O1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O1(63),
      Q => \in4x_O1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O1(64),
      Q => \in4x_O1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O1(65),
      Q => \in4x_O1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O1(66),
      Q => \in4x_O1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O1(67),
      Q => \in4x_O1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O1(68),
      Q => \in4x_O1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O1(69),
      Q => \in4x_O1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O1(6),
      Q => \in4x_O1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O1(70),
      Q => \in4x_O1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O1(71),
      Q => \in4x_O1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O1(72),
      Q => \in4x_O1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O1(73),
      Q => \in4x_O1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O1(7),
      Q => \in4x_O1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O1(8),
      Q => \in4x_O1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O1(9),
      Q => \in4x_O1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(10)
    );
\in4x_O2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(11)
    );
\in4x_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(12)
    );
\in4x_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(13)
    );
\in4x_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(14)
    );
\in4x_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(15)
    );
\in4x_O2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(16)
    );
\in4x_O2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(17)
    );
\in4x_O2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(18)
    );
\in4x_O2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O2(19)
    );
\in4x_O2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(20)
    );
\in4x_O2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(21)
    );
\in4x_O2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(22)
    );
\in4x_O2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(23)
    );
\in4x_O2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(24)
    );
\in4x_O2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(25)
    );
\in4x_O2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(26)
    );
\in4x_O2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(27)
    );
\in4x_O2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_O2[27]_i_2_n_0\
    );
\in4x_O2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(28)
    );
\in4x_O2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(29)
    );
\in4x_O2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(2)
    );
\in4x_O2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(30)
    );
\in4x_O2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(31)
    );
\in4x_O2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(32)
    );
\in4x_O2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(33)
    );
\in4x_O2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(34)
    );
\in4x_O2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_O2(35)
    );
\in4x_O2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(36)
    );
\in4x_O2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(37)
    );
\in4x_O2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(38)
    );
\in4x_O2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(39)
    );
\in4x_O2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(3)
    );
\in4x_O2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(40)
    );
\in4x_O2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(41)
    );
\in4x_O2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(42)
    );
\in4x_O2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(43)
    );
\in4x_O2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(44)
    );
\in4x_O2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(45)
    );
\in4x_O2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(46)
    );
\in4x_O2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(47)
    );
\in4x_O2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(48)
    );
\in4x_O2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(49)
    );
\in4x_O2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_O2(4)
    );
\in4x_O2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(50)
    );
\in4x_O2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_O2(51)
    );
\in4x_O2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(52)
    );
\in4x_O2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(53)
    );
\in4x_O2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(54)
    );
\in4x_O2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(55)
    );
\in4x_O2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(56)
    );
\in4x_O2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(57)
    );
\in4x_O2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(58)
    );
\in4x_O2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(59)
    );
\in4x_O2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      O => in4x_O2(5)
    );
\in4x_O2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(60)
    );
\in4x_O2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(61)
    );
\in4x_O2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(62)
    );
\in4x_O2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(63)
    );
\in4x_O2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(64)
    );
\in4x_O2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(65)
    );
\in4x_O2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(66)
    );
\in4x_O2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_O2(67)
    );
\in4x_O2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(68)
    );
\in4x_O2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(69)
    );
\in4x_O2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_O,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(6)
    );
\in4x_O2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(70)
    );
\in4x_O2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_O2(71)
    );
\in4x_O2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_O,
      O => in4x_O2(72)
    );
\in4x_O2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => main_state(2),
      I3 => MISO2_O,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_O2(73)
    );
\in4x_O2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_O2(7)
    );
\in4x_O2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_O,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_O2(8)
    );
\in4x_O2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_O,
      O => in4x_O2(9)
    );
\in4x_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O2(10),
      Q => \in4x_O2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O2(11),
      Q => \in4x_O2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O2(12),
      Q => \in4x_O2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O2(13),
      Q => \in4x_O2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O2(14),
      Q => \in4x_O2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O2(15),
      Q => \in4x_O2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O2(16),
      Q => \in4x_O2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O2(17),
      Q => \in4x_O2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O2(18),
      Q => \in4x_O2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O2(19),
      Q => \in4x_O2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O2(20),
      Q => \in4x_O2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O2(21),
      Q => \in4x_O2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O2(22),
      Q => \in4x_O2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O2(23),
      Q => \in4x_O2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O2(24),
      Q => \in4x_O2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O2(25),
      Q => \in4x_O2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O2(26),
      Q => \in4x_O2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O2(27),
      Q => \in4x_O2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O2(28),
      Q => \in4x_O2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O2(29),
      Q => \in4x_O2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O2(2),
      Q => \in4x_O2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O2(30),
      Q => \in4x_O2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O2(31),
      Q => \in4x_O2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O2(32),
      Q => \in4x_O2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O2(33),
      Q => \in4x_O2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O2(34),
      Q => \in4x_O2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O2(35),
      Q => \in4x_O2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O2(36),
      Q => \in4x_O2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O2(37),
      Q => \in4x_O2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O2(38),
      Q => \in4x_O2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O2(39),
      Q => \in4x_O2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O2(3),
      Q => \in4x_O2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O2(40),
      Q => \in4x_O2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O2(41),
      Q => \in4x_O2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O2(42),
      Q => \in4x_O2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O2(43),
      Q => \in4x_O2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O2(44),
      Q => \in4x_O2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O2(45),
      Q => \in4x_O2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O2(46),
      Q => \in4x_O2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O2(47),
      Q => \in4x_O2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O2(48),
      Q => \in4x_O2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O2(49),
      Q => \in4x_O2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O2(4),
      Q => \in4x_O2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O2(50),
      Q => \in4x_O2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O2(51),
      Q => \in4x_O2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O2(52),
      Q => \in4x_O2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O2(53),
      Q => \in4x_O2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O2(54),
      Q => \in4x_O2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O2(55),
      Q => \in4x_O2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O2(56),
      Q => \in4x_O2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O2(57),
      Q => \in4x_O2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O2(58),
      Q => \in4x_O2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O2(59),
      Q => \in4x_O2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O2(5),
      Q => \in4x_O2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O2(60),
      Q => \in4x_O2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O2(61),
      Q => \in4x_O2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O2(62),
      Q => \in4x_O2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O2(63),
      Q => \in4x_O2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O2(64),
      Q => \in4x_O2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O2(65),
      Q => \in4x_O2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O2(66),
      Q => \in4x_O2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O2(67),
      Q => \in4x_O2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O2(68),
      Q => \in4x_O2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O2(69),
      Q => \in4x_O2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O2(6),
      Q => \in4x_O2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O2(70),
      Q => \in4x_O2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O2(71),
      Q => \in4x_O2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O2(72),
      Q => \in4x_O2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O2(73),
      Q => \in4x_O2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O2(7),
      Q => \in4x_O2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O2(8),
      Q => \in4x_O2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O2(9),
      Q => \in4x_O2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(10)
    );
\in4x_P1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(11)
    );
\in4x_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(12)
    );
\in4x_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(13)
    );
\in4x_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(14)
    );
\in4x_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(15)
    );
\in4x_P1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(16)
    );
\in4x_P1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(17)
    );
\in4x_P1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(18)
    );
\in4x_P1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P1(19)
    );
\in4x_P1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(20)
    );
\in4x_P1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(21)
    );
\in4x_P1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(22)
    );
\in4x_P1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(23)
    );
\in4x_P1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(24)
    );
\in4x_P1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(25)
    );
\in4x_P1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(26)
    );
\in4x_P1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(27)
    );
\in4x_P1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(28)
    );
\in4x_P1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(29)
    );
\in4x_P1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(2)
    );
\in4x_P1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(30)
    );
\in4x_P1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(31)
    );
\in4x_P1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(32)
    );
\in4x_P1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(33)
    );
\in4x_P1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(34)
    );
\in4x_P1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P1(35)
    );
\in4x_P1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(36)
    );
\in4x_P1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(37)
    );
\in4x_P1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(38)
    );
\in4x_P1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(39)
    );
\in4x_P1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(3)
    );
\in4x_P1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(40)
    );
\in4x_P1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(41)
    );
\in4x_P1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(42)
    );
\in4x_P1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(43)
    );
\in4x_P1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(44)
    );
\in4x_P1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(45)
    );
\in4x_P1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(46)
    );
\in4x_P1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(47)
    );
\in4x_P1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(48)
    );
\in4x_P1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(49)
    );
\in4x_P1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      O => in4x_P1(4)
    );
\in4x_P1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(50)
    );
\in4x_P1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_P1(51)
    );
\in4x_P1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(52)
    );
\in4x_P1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(53)
    );
\in4x_P1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(54)
    );
\in4x_P1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(55)
    );
\in4x_P1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(56)
    );
\in4x_P1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(57)
    );
\in4x_P1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(58)
    );
\in4x_P1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(59)
    );
\in4x_P1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      O => in4x_P1(5)
    );
\in4x_P1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(60)
    );
\in4x_P1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(61)
    );
\in4x_P1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(62)
    );
\in4x_P1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => main_state(2),
      O => in4x_P1(63)
    );
\in4x_P1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_P1(64)
    );
\in4x_P1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => in4x_P1(65)
    );
\in4x_P1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(66)
    );
\in4x_P1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      O => in4x_P1(67)
    );
\in4x_P1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(68)
    );
\in4x_P1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(69)
    );
\in4x_P1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_P,
      I2 => main_state(0),
      I3 => main_state(1),
      O => in4x_P1(6)
    );
\in4x_P1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(70)
    );
\in4x_P1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I5 => main_state(2),
      O => in4x_P1(71)
    );
\in4x_P1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_P,
      O => in4x_P1(72)
    );
\in4x_P1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => main_state(2),
      I3 => MISO1_P,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_P1(73)
    );
\in4x_P1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_P,
      I3 => main_state(1),
      O => in4x_P1(7)
    );
\in4x_P1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_P,
      I3 => main_state(0),
      O => in4x_P1(8)
    );
\in4x_P1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => main_state(0),
      I3 => MISO1_P,
      O => in4x_P1(9)
    );
\in4x_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P1(10),
      Q => \in4x_P1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P1(11),
      Q => \in4x_P1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P1(12),
      Q => \in4x_P1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P1(13),
      Q => \in4x_P1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P1(14),
      Q => \in4x_P1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P1(15),
      Q => \in4x_P1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P1(16),
      Q => \in4x_P1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P1(17),
      Q => \in4x_P1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P1(18),
      Q => \in4x_P1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P1(19),
      Q => \in4x_P1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P1(20),
      Q => \in4x_P1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P1(21),
      Q => \in4x_P1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P1(22),
      Q => \in4x_P1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P1(23),
      Q => \in4x_P1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P1(24),
      Q => \in4x_P1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P1(25),
      Q => \in4x_P1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P1(26),
      Q => \in4x_P1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P1(27),
      Q => \in4x_P1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P1(28),
      Q => \in4x_P1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P1(29),
      Q => \in4x_P1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P1(2),
      Q => \in4x_P1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P1(30),
      Q => \in4x_P1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P1(31),
      Q => \in4x_P1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P1(32),
      Q => \in4x_P1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P1(33),
      Q => \in4x_P1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P1(34),
      Q => \in4x_P1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P1(35),
      Q => \in4x_P1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P1(36),
      Q => \in4x_P1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P1(37),
      Q => \in4x_P1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P1(38),
      Q => \in4x_P1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P1(39),
      Q => \in4x_P1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P1(3),
      Q => \in4x_P1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P1(40),
      Q => \in4x_P1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P1(41),
      Q => \in4x_P1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P1(42),
      Q => \in4x_P1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P1(43),
      Q => \in4x_P1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P1(44),
      Q => \in4x_P1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P1(45),
      Q => \in4x_P1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P1(46),
      Q => \in4x_P1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P1(47),
      Q => \in4x_P1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P1(48),
      Q => \in4x_P1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P1(49),
      Q => \in4x_P1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P1(4),
      Q => \in4x_P1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P1(50),
      Q => \in4x_P1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P1(51),
      Q => \in4x_P1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P1(52),
      Q => \in4x_P1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P1(53),
      Q => \in4x_P1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P1(54),
      Q => \in4x_P1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P1(55),
      Q => \in4x_P1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P1(56),
      Q => \in4x_P1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P1(57),
      Q => \in4x_P1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P1(58),
      Q => \in4x_P1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P1(59),
      Q => \in4x_P1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P1(5),
      Q => \in4x_P1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P1(60),
      Q => \in4x_P1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P1(61),
      Q => \in4x_P1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P1(62),
      Q => \in4x_P1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P1(63),
      Q => \in4x_P1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P1(64),
      Q => \in4x_P1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P1(65),
      Q => \in4x_P1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P1(66),
      Q => \in4x_P1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P1(67),
      Q => \in4x_P1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P1(68),
      Q => \in4x_P1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P1(69),
      Q => \in4x_P1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P1(6),
      Q => \in4x_P1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P1(70),
      Q => \in4x_P1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P1(71),
      Q => \in4x_P1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P1(72),
      Q => \in4x_P1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P1(73),
      Q => \in4x_P1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P1(7),
      Q => \in4x_P1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P1(8),
      Q => \in4x_P1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P1(9),
      Q => \in4x_P1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(10)
    );
\in4x_P2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(11)
    );
\in4x_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(12)
    );
\in4x_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(13)
    );
\in4x_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(14)
    );
\in4x_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(15)
    );
\in4x_P2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(16)
    );
\in4x_P2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(17)
    );
\in4x_P2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(18)
    );
\in4x_P2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P2(19)
    );
\in4x_P2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(20)
    );
\in4x_P2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(21)
    );
\in4x_P2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(22)
    );
\in4x_P2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(23)
    );
\in4x_P2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(24)
    );
\in4x_P2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(25)
    );
\in4x_P2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(26)
    );
\in4x_P2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(27)
    );
\in4x_P2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(28)
    );
\in4x_P2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(29)
    );
\in4x_P2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(2)
    );
\in4x_P2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(30)
    );
\in4x_P2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(31)
    );
\in4x_P2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(32)
    );
\in4x_P2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(33)
    );
\in4x_P2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(34)
    );
\in4x_P2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_P2(35)
    );
\in4x_P2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(36)
    );
\in4x_P2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(37)
    );
\in4x_P2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(38)
    );
\in4x_P2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(39)
    );
\in4x_P2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(3)
    );
\in4x_P2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(40)
    );
\in4x_P2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(41)
    );
\in4x_P2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(42)
    );
\in4x_P2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(43)
    );
\in4x_P2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(44)
    );
\in4x_P2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(45)
    );
\in4x_P2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(46)
    );
\in4x_P2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(47)
    );
\in4x_P2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(48)
    );
\in4x_P2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(49)
    );
\in4x_P2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_P2(4)
    );
\in4x_P2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(50)
    );
\in4x_P2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_P2(51)
    );
\in4x_P2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(52)
    );
\in4x_P2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(53)
    );
\in4x_P2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(54)
    );
\in4x_P2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(55)
    );
\in4x_P2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(56)
    );
\in4x_P2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(57)
    );
\in4x_P2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(58)
    );
\in4x_P2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(59)
    );
\in4x_P2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      O => in4x_P2(5)
    );
\in4x_P2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(60)
    );
\in4x_P2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(61)
    );
\in4x_P2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(62)
    );
\in4x_P2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(63)
    );
\in4x_P2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(64)
    );
\in4x_P2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(65)
    );
\in4x_P2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(66)
    );
\in4x_P2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      O => in4x_P2(67)
    );
\in4x_P2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(68)
    );
\in4x_P2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(69)
    );
\in4x_P2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_P,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(6)
    );
\in4x_P2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(70)
    );
\in4x_P2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P2(71)
    );
\in4x_P2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_P,
      O => in4x_P2(72)
    );
\in4x_P2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => main_state(2),
      I3 => MISO2_P,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_P2(73)
    );
\in4x_P2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_P2(7)
    );
\in4x_P2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO2_P,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_P2(8)
    );
\in4x_P2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_P,
      O => in4x_P2(9)
    );
\in4x_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P2(10),
      Q => \in4x_P2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P2(11),
      Q => \in4x_P2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P2(12),
      Q => \in4x_P2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P2(13),
      Q => \in4x_P2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P2(14),
      Q => \in4x_P2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P2(15),
      Q => \in4x_P2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P2(16),
      Q => \in4x_P2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P2(17),
      Q => \in4x_P2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P2(18),
      Q => \in4x_P2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P2(19),
      Q => \in4x_P2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P2(20),
      Q => \in4x_P2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P2(21),
      Q => \in4x_P2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P2(22),
      Q => \in4x_P2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P2(23),
      Q => \in4x_P2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P2(24),
      Q => \in4x_P2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P2(25),
      Q => \in4x_P2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P2(26),
      Q => \in4x_P2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P2(27),
      Q => \in4x_P2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P2(28),
      Q => \in4x_P2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P2(29),
      Q => \in4x_P2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P2(2),
      Q => \in4x_P2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P2(30),
      Q => \in4x_P2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P2(31),
      Q => \in4x_P2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P2(32),
      Q => \in4x_P2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P2(33),
      Q => \in4x_P2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P2(34),
      Q => \in4x_P2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P2(35),
      Q => \in4x_P2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P2(36),
      Q => \in4x_P2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P2(37),
      Q => \in4x_P2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P2(38),
      Q => \in4x_P2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P2(39),
      Q => \in4x_P2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P2(3),
      Q => \in4x_P2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P2(40),
      Q => \in4x_P2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P2(41),
      Q => \in4x_P2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P2(42),
      Q => \in4x_P2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P2(43),
      Q => \in4x_P2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P2(44),
      Q => \in4x_P2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P2(45),
      Q => \in4x_P2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P2(46),
      Q => \in4x_P2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P2(47),
      Q => \in4x_P2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P2(48),
      Q => \in4x_P2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P2(49),
      Q => \in4x_P2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P2(4),
      Q => \in4x_P2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P2(50),
      Q => \in4x_P2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P2(51),
      Q => \in4x_P2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P2(52),
      Q => \in4x_P2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P2(53),
      Q => \in4x_P2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P2(54),
      Q => \in4x_P2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P2(55),
      Q => \in4x_P2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P2(56),
      Q => \in4x_P2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P2(57),
      Q => \in4x_P2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P2(58),
      Q => \in4x_P2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P2(59),
      Q => \in4x_P2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P2(5),
      Q => \in4x_P2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P2(60),
      Q => \in4x_P2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P2(61),
      Q => \in4x_P2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P2(62),
      Q => \in4x_P2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P2(63),
      Q => \in4x_P2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P2(64),
      Q => \in4x_P2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P2(65),
      Q => \in4x_P2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P2(66),
      Q => \in4x_P2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P2(67),
      Q => \in4x_P2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P2(68),
      Q => \in4x_P2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P2(69),
      Q => \in4x_P2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P2(6),
      Q => \in4x_P2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P2(70),
      Q => \in4x_P2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P2(71),
      Q => \in4x_P2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P2(72),
      Q => \in4x_P2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P2(73),
      Q => \in4x_P2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P2(7),
      Q => \in4x_P2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P2(8),
      Q => \in4x_P2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P2(9),
      Q => \in4x_P2_reg_n_0_[9]\,
      R => '0'
    );
init_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000300"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I5 => init_mode_reg_n_0,
      O => init_mode_i_1_n_0
    );
init_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => init_mode_i_1_n_0,
      Q => init_mode_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\maxis_data_reg[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXIS_ARESETN,
      O => clear
    );
\maxis_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(0),
      Q => M_AXIS_tdata(0),
      R => clear
    );
\maxis_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(10),
      Q => M_AXIS_tdata(10),
      R => clear
    );
\maxis_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(11),
      Q => M_AXIS_tdata(11),
      R => clear
    );
\maxis_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(12),
      Q => M_AXIS_tdata(12),
      R => clear
    );
\maxis_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(13),
      Q => M_AXIS_tdata(13),
      R => clear
    );
\maxis_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(14),
      Q => M_AXIS_tdata(14),
      R => clear
    );
\maxis_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(15),
      Q => M_AXIS_tdata(15),
      R => clear
    );
\maxis_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(16),
      Q => M_AXIS_tdata(16),
      R => clear
    );
\maxis_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(17),
      Q => M_AXIS_tdata(17),
      R => clear
    );
\maxis_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(18),
      Q => M_AXIS_tdata(18),
      R => clear
    );
\maxis_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(19),
      Q => M_AXIS_tdata(19),
      R => clear
    );
\maxis_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(1),
      Q => M_AXIS_tdata(1),
      R => clear
    );
\maxis_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(20),
      Q => M_AXIS_tdata(20),
      R => clear
    );
\maxis_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(21),
      Q => M_AXIS_tdata(21),
      R => clear
    );
\maxis_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(22),
      Q => M_AXIS_tdata(22),
      R => clear
    );
\maxis_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(23),
      Q => M_AXIS_tdata(23),
      R => clear
    );
\maxis_data_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(24),
      Q => M_AXIS_tdata(24),
      R => clear
    );
\maxis_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(25),
      Q => M_AXIS_tdata(25),
      R => clear
    );
\maxis_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(26),
      Q => M_AXIS_tdata(26),
      R => clear
    );
\maxis_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(27),
      Q => M_AXIS_tdata(27),
      R => clear
    );
\maxis_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(28),
      Q => M_AXIS_tdata(28),
      R => clear
    );
\maxis_data_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(29),
      Q => M_AXIS_tdata(29),
      R => clear
    );
\maxis_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(2),
      Q => M_AXIS_tdata(2),
      R => clear
    );
\maxis_data_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(30),
      Q => M_AXIS_tdata(30),
      R => clear
    );
\maxis_data_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(31),
      Q => M_AXIS_tdata(31),
      R => clear
    );
\maxis_data_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(32),
      Q => M_AXIS_tdata(32),
      R => clear
    );
\maxis_data_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(33),
      Q => M_AXIS_tdata(33),
      R => clear
    );
\maxis_data_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(34),
      Q => M_AXIS_tdata(34),
      R => clear
    );
\maxis_data_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(35),
      Q => M_AXIS_tdata(35),
      R => clear
    );
\maxis_data_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(36),
      Q => M_AXIS_tdata(36),
      R => clear
    );
\maxis_data_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(37),
      Q => M_AXIS_tdata(37),
      R => clear
    );
\maxis_data_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(38),
      Q => M_AXIS_tdata(38),
      R => clear
    );
\maxis_data_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(39),
      Q => M_AXIS_tdata(39),
      R => clear
    );
\maxis_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(3),
      Q => M_AXIS_tdata(3),
      R => clear
    );
\maxis_data_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(40),
      Q => M_AXIS_tdata(40),
      R => clear
    );
\maxis_data_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(41),
      Q => M_AXIS_tdata(41),
      R => clear
    );
\maxis_data_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(42),
      Q => M_AXIS_tdata(42),
      R => clear
    );
\maxis_data_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(43),
      Q => M_AXIS_tdata(43),
      R => clear
    );
\maxis_data_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(44),
      Q => M_AXIS_tdata(44),
      R => clear
    );
\maxis_data_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(45),
      Q => M_AXIS_tdata(45),
      R => clear
    );
\maxis_data_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(46),
      Q => M_AXIS_tdata(46),
      R => clear
    );
\maxis_data_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(47),
      Q => M_AXIS_tdata(47),
      R => clear
    );
\maxis_data_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(48),
      Q => M_AXIS_tdata(48),
      R => clear
    );
\maxis_data_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(49),
      Q => M_AXIS_tdata(49),
      R => clear
    );
\maxis_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(4),
      Q => M_AXIS_tdata(4),
      R => clear
    );
\maxis_data_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(50),
      Q => M_AXIS_tdata(50),
      R => clear
    );
\maxis_data_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(51),
      Q => M_AXIS_tdata(51),
      R => clear
    );
\maxis_data_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(52),
      Q => M_AXIS_tdata(52),
      R => clear
    );
\maxis_data_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(53),
      Q => M_AXIS_tdata(53),
      R => clear
    );
\maxis_data_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(54),
      Q => M_AXIS_tdata(54),
      R => clear
    );
\maxis_data_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(55),
      Q => M_AXIS_tdata(55),
      R => clear
    );
\maxis_data_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(56),
      Q => M_AXIS_tdata(56),
      R => clear
    );
\maxis_data_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(57),
      Q => M_AXIS_tdata(57),
      R => clear
    );
\maxis_data_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(58),
      Q => M_AXIS_tdata(58),
      R => clear
    );
\maxis_data_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(59),
      Q => M_AXIS_tdata(59),
      R => clear
    );
\maxis_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(5),
      Q => M_AXIS_tdata(5),
      R => clear
    );
\maxis_data_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(60),
      Q => M_AXIS_tdata(60),
      R => clear
    );
\maxis_data_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(61),
      Q => M_AXIS_tdata(61),
      R => clear
    );
\maxis_data_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(62),
      Q => M_AXIS_tdata(62),
      R => clear
    );
\maxis_data_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(63),
      Q => M_AXIS_tdata(63),
      R => clear
    );
\maxis_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(6),
      Q => M_AXIS_tdata(6),
      R => clear
    );
\maxis_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(7),
      Q => M_AXIS_tdata(7),
      R => clear
    );
\maxis_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(8),
      Q => M_AXIS_tdata(8),
      R => clear
    );
\maxis_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(9),
      Q => M_AXIS_tdata(9),
      R => clear
    );
maxis_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => valid_fifo_out,
      Q => M_AXIS_tvalid,
      R => clear
    );
reg_risingEdge_impCheck_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => reg_risingEdge_impCheck,
      R => \^s00_axi_aresetn_0\
    );
\result_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => result_A1,
      O => \result_A1[15]_i_1_n_0\
    );
\result_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => result_A1
    );
\result_A1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => \result_A1[15]_i_7_n_0\
    );
\result_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(0),
      Q => \result_A1_reg_n_0_[0]\,
      R => '0'
    );
\result_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(10),
      Q => \result_A1_reg_n_0_[10]\,
      R => '0'
    );
\result_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(11),
      Q => \result_A1_reg_n_0_[11]\,
      R => '0'
    );
\result_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(12),
      Q => \result_A1_reg_n_0_[12]\,
      R => '0'
    );
\result_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(13),
      Q => \result_A1_reg_n_0_[13]\,
      R => '0'
    );
\result_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(14),
      Q => \result_A1_reg_n_0_[14]\,
      R => '0'
    );
\result_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(15),
      Q => \result_A1_reg_n_0_[15]\,
      R => '0'
    );
\result_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(1),
      Q => \result_A1_reg_n_0_[1]\,
      R => '0'
    );
\result_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(2),
      Q => \result_A1_reg_n_0_[2]\,
      R => '0'
    );
\result_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(3),
      Q => \result_A1_reg_n_0_[3]\,
      R => '0'
    );
\result_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(4),
      Q => \result_A1_reg_n_0_[4]\,
      R => '0'
    );
\result_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(5),
      Q => \result_A1_reg_n_0_[5]\,
      R => '0'
    );
\result_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(6),
      Q => \result_A1_reg_n_0_[6]\,
      R => '0'
    );
\result_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(7),
      Q => \result_A1_reg_n_0_[7]\,
      R => '0'
    );
\result_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(8),
      Q => \result_A1_reg_n_0_[8]\,
      R => '0'
    );
\result_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(9),
      Q => \result_A1_reg_n_0_[9]\,
      R => '0'
    );
\result_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(0),
      Q => result_A2(0),
      R => '0'
    );
\result_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(10),
      Q => result_A2(10),
      R => '0'
    );
\result_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(11),
      Q => result_A2(11),
      R => '0'
    );
\result_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(12),
      Q => result_A2(12),
      R => '0'
    );
\result_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(13),
      Q => result_A2(13),
      R => '0'
    );
\result_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(14),
      Q => result_A2(14),
      R => '0'
    );
\result_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(15),
      Q => result_A2(15),
      R => '0'
    );
\result_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(1),
      Q => result_A2(1),
      R => '0'
    );
\result_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(2),
      Q => result_A2(2),
      R => '0'
    );
\result_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(3),
      Q => result_A2(3),
      R => '0'
    );
\result_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(4),
      Q => result_A2(4),
      R => '0'
    );
\result_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(5),
      Q => result_A2(5),
      R => '0'
    );
\result_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(6),
      Q => result_A2(6),
      R => '0'
    );
\result_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(7),
      Q => result_A2(7),
      R => '0'
    );
\result_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(8),
      Q => result_A2(8),
      R => '0'
    );
\result_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(9),
      Q => result_A2(9),
      R => '0'
    );
\result_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(0),
      Q => result_B1(0),
      R => '0'
    );
\result_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(10),
      Q => result_B1(10),
      R => '0'
    );
\result_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(11),
      Q => result_B1(11),
      R => '0'
    );
\result_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(12),
      Q => result_B1(12),
      R => '0'
    );
\result_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(13),
      Q => result_B1(13),
      R => '0'
    );
\result_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(14),
      Q => result_B1(14),
      R => '0'
    );
\result_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(15),
      Q => result_B1(15),
      R => '0'
    );
\result_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(1),
      Q => result_B1(1),
      R => '0'
    );
\result_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(2),
      Q => result_B1(2),
      R => '0'
    );
\result_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(3),
      Q => result_B1(3),
      R => '0'
    );
\result_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(4),
      Q => result_B1(4),
      R => '0'
    );
\result_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(5),
      Q => result_B1(5),
      R => '0'
    );
\result_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(6),
      Q => result_B1(6),
      R => '0'
    );
\result_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(7),
      Q => result_B1(7),
      R => '0'
    );
\result_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(8),
      Q => result_B1(8),
      R => '0'
    );
\result_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(9),
      Q => result_B1(9),
      R => '0'
    );
\result_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(0),
      Q => result_B2(0),
      R => '0'
    );
\result_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(10),
      Q => result_B2(10),
      R => '0'
    );
\result_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(11),
      Q => result_B2(11),
      R => '0'
    );
\result_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(12),
      Q => result_B2(12),
      R => '0'
    );
\result_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(13),
      Q => result_B2(13),
      R => '0'
    );
\result_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(14),
      Q => result_B2(14),
      R => '0'
    );
\result_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(15),
      Q => result_B2(15),
      R => '0'
    );
\result_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(1),
      Q => result_B2(1),
      R => '0'
    );
\result_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(2),
      Q => result_B2(2),
      R => '0'
    );
\result_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(3),
      Q => result_B2(3),
      R => '0'
    );
\result_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(4),
      Q => result_B2(4),
      R => '0'
    );
\result_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(5),
      Q => result_B2(5),
      R => '0'
    );
\result_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(6),
      Q => result_B2(6),
      R => '0'
    );
\result_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(7),
      Q => result_B2(7),
      R => '0'
    );
\result_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(8),
      Q => result_B2(8),
      R => '0'
    );
\result_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(9),
      Q => result_B2(9),
      R => '0'
    );
\result_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(0),
      Q => result_C1(0),
      R => '0'
    );
\result_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(10),
      Q => result_C1(10),
      R => '0'
    );
\result_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(11),
      Q => result_C1(11),
      R => '0'
    );
\result_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(12),
      Q => result_C1(12),
      R => '0'
    );
\result_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(13),
      Q => result_C1(13),
      R => '0'
    );
\result_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(14),
      Q => result_C1(14),
      R => '0'
    );
\result_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(15),
      Q => result_C1(15),
      R => '0'
    );
\result_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(1),
      Q => result_C1(1),
      R => '0'
    );
\result_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(2),
      Q => result_C1(2),
      R => '0'
    );
\result_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(3),
      Q => result_C1(3),
      R => '0'
    );
\result_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(4),
      Q => result_C1(4),
      R => '0'
    );
\result_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(5),
      Q => result_C1(5),
      R => '0'
    );
\result_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(6),
      Q => result_C1(6),
      R => '0'
    );
\result_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(7),
      Q => result_C1(7),
      R => '0'
    );
\result_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(8),
      Q => result_C1(8),
      R => '0'
    );
\result_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(9),
      Q => result_C1(9),
      R => '0'
    );
\result_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(0),
      Q => result_C2(0),
      R => '0'
    );
\result_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(10),
      Q => result_C2(10),
      R => '0'
    );
\result_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(11),
      Q => result_C2(11),
      R => '0'
    );
\result_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(12),
      Q => result_C2(12),
      R => '0'
    );
\result_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(13),
      Q => result_C2(13),
      R => '0'
    );
\result_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(14),
      Q => result_C2(14),
      R => '0'
    );
\result_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(15),
      Q => result_C2(15),
      R => '0'
    );
\result_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(1),
      Q => result_C2(1),
      R => '0'
    );
\result_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(2),
      Q => result_C2(2),
      R => '0'
    );
\result_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(3),
      Q => result_C2(3),
      R => '0'
    );
\result_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(4),
      Q => result_C2(4),
      R => '0'
    );
\result_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(5),
      Q => result_C2(5),
      R => '0'
    );
\result_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(6),
      Q => result_C2(6),
      R => '0'
    );
\result_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(7),
      Q => result_C2(7),
      R => '0'
    );
\result_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(8),
      Q => result_C2(8),
      R => '0'
    );
\result_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(9),
      Q => result_C2(9),
      R => '0'
    );
\result_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(0),
      Q => result_D1(0),
      R => '0'
    );
\result_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(10),
      Q => result_D1(10),
      R => '0'
    );
\result_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(11),
      Q => result_D1(11),
      R => '0'
    );
\result_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(12),
      Q => result_D1(12),
      R => '0'
    );
\result_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(13),
      Q => result_D1(13),
      R => '0'
    );
\result_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(14),
      Q => result_D1(14),
      R => '0'
    );
\result_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(15),
      Q => result_D1(15),
      R => '0'
    );
\result_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(1),
      Q => result_D1(1),
      R => '0'
    );
\result_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(2),
      Q => result_D1(2),
      R => '0'
    );
\result_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(3),
      Q => result_D1(3),
      R => '0'
    );
\result_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(4),
      Q => result_D1(4),
      R => '0'
    );
\result_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(5),
      Q => result_D1(5),
      R => '0'
    );
\result_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(6),
      Q => result_D1(6),
      R => '0'
    );
\result_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(7),
      Q => result_D1(7),
      R => '0'
    );
\result_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(8),
      Q => result_D1(8),
      R => '0'
    );
\result_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(9),
      Q => result_D1(9),
      R => '0'
    );
\result_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(0),
      Q => result_D2(0),
      R => '0'
    );
\result_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(10),
      Q => result_D2(10),
      R => '0'
    );
\result_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(11),
      Q => result_D2(11),
      R => '0'
    );
\result_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(12),
      Q => result_D2(12),
      R => '0'
    );
\result_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(13),
      Q => result_D2(13),
      R => '0'
    );
\result_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(14),
      Q => result_D2(14),
      R => '0'
    );
\result_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(15),
      Q => result_D2(15),
      R => '0'
    );
\result_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(1),
      Q => result_D2(1),
      R => '0'
    );
\result_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(2),
      Q => result_D2(2),
      R => '0'
    );
\result_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(3),
      Q => result_D2(3),
      R => '0'
    );
\result_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(4),
      Q => result_D2(4),
      R => '0'
    );
\result_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(5),
      Q => result_D2(5),
      R => '0'
    );
\result_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(6),
      Q => result_D2(6),
      R => '0'
    );
\result_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(7),
      Q => result_D2(7),
      R => '0'
    );
\result_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(8),
      Q => result_D2(8),
      R => '0'
    );
\result_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(9),
      Q => result_D2(9),
      R => '0'
    );
\result_DDR_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(0),
      Q => result_DDR_A1(0),
      R => '0'
    );
\result_DDR_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(10),
      Q => result_DDR_A1(10),
      R => '0'
    );
\result_DDR_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(11),
      Q => result_DDR_A1(11),
      R => '0'
    );
\result_DDR_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(12),
      Q => result_DDR_A1(12),
      R => '0'
    );
\result_DDR_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(13),
      Q => result_DDR_A1(13),
      R => '0'
    );
\result_DDR_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(14),
      Q => result_DDR_A1(14),
      R => '0'
    );
\result_DDR_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(15),
      Q => result_DDR_A1(15),
      R => '0'
    );
\result_DDR_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(1),
      Q => result_DDR_A1(1),
      R => '0'
    );
\result_DDR_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(2),
      Q => result_DDR_A1(2),
      R => '0'
    );
\result_DDR_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(3),
      Q => result_DDR_A1(3),
      R => '0'
    );
\result_DDR_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(4),
      Q => result_DDR_A1(4),
      R => '0'
    );
\result_DDR_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(5),
      Q => result_DDR_A1(5),
      R => '0'
    );
\result_DDR_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(6),
      Q => result_DDR_A1(6),
      R => '0'
    );
\result_DDR_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(7),
      Q => result_DDR_A1(7),
      R => '0'
    );
\result_DDR_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(8),
      Q => result_DDR_A1(8),
      R => '0'
    );
\result_DDR_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(9),
      Q => result_DDR_A1(9),
      R => '0'
    );
\result_DDR_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(0),
      Q => result_DDR_A2(0),
      R => '0'
    );
\result_DDR_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(10),
      Q => result_DDR_A2(10),
      R => '0'
    );
\result_DDR_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(11),
      Q => result_DDR_A2(11),
      R => '0'
    );
\result_DDR_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(12),
      Q => result_DDR_A2(12),
      R => '0'
    );
\result_DDR_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(13),
      Q => result_DDR_A2(13),
      R => '0'
    );
\result_DDR_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(14),
      Q => result_DDR_A2(14),
      R => '0'
    );
\result_DDR_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(15),
      Q => result_DDR_A2(15),
      R => '0'
    );
\result_DDR_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(1),
      Q => result_DDR_A2(1),
      R => '0'
    );
\result_DDR_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(2),
      Q => result_DDR_A2(2),
      R => '0'
    );
\result_DDR_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(3),
      Q => result_DDR_A2(3),
      R => '0'
    );
\result_DDR_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(4),
      Q => result_DDR_A2(4),
      R => '0'
    );
\result_DDR_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(5),
      Q => result_DDR_A2(5),
      R => '0'
    );
\result_DDR_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(6),
      Q => result_DDR_A2(6),
      R => '0'
    );
\result_DDR_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(7),
      Q => result_DDR_A2(7),
      R => '0'
    );
\result_DDR_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(8),
      Q => result_DDR_A2(8),
      R => '0'
    );
\result_DDR_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(9),
      Q => result_DDR_A2(9),
      R => '0'
    );
\result_DDR_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(0),
      Q => result_DDR_B1(0),
      R => '0'
    );
\result_DDR_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(10),
      Q => result_DDR_B1(10),
      R => '0'
    );
\result_DDR_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(11),
      Q => result_DDR_B1(11),
      R => '0'
    );
\result_DDR_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(12),
      Q => result_DDR_B1(12),
      R => '0'
    );
\result_DDR_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(13),
      Q => result_DDR_B1(13),
      R => '0'
    );
\result_DDR_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(14),
      Q => result_DDR_B1(14),
      R => '0'
    );
\result_DDR_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(15),
      Q => result_DDR_B1(15),
      R => '0'
    );
\result_DDR_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(1),
      Q => result_DDR_B1(1),
      R => '0'
    );
\result_DDR_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(2),
      Q => result_DDR_B1(2),
      R => '0'
    );
\result_DDR_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(3),
      Q => result_DDR_B1(3),
      R => '0'
    );
\result_DDR_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(4),
      Q => result_DDR_B1(4),
      R => '0'
    );
\result_DDR_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(5),
      Q => result_DDR_B1(5),
      R => '0'
    );
\result_DDR_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(6),
      Q => result_DDR_B1(6),
      R => '0'
    );
\result_DDR_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(7),
      Q => result_DDR_B1(7),
      R => '0'
    );
\result_DDR_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(8),
      Q => result_DDR_B1(8),
      R => '0'
    );
\result_DDR_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(9),
      Q => result_DDR_B1(9),
      R => '0'
    );
\result_DDR_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(0),
      Q => result_DDR_B2(0),
      R => '0'
    );
\result_DDR_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(10),
      Q => result_DDR_B2(10),
      R => '0'
    );
\result_DDR_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(11),
      Q => result_DDR_B2(11),
      R => '0'
    );
\result_DDR_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(12),
      Q => result_DDR_B2(12),
      R => '0'
    );
\result_DDR_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(13),
      Q => result_DDR_B2(13),
      R => '0'
    );
\result_DDR_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(14),
      Q => result_DDR_B2(14),
      R => '0'
    );
\result_DDR_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(15),
      Q => result_DDR_B2(15),
      R => '0'
    );
\result_DDR_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(1),
      Q => result_DDR_B2(1),
      R => '0'
    );
\result_DDR_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(2),
      Q => result_DDR_B2(2),
      R => '0'
    );
\result_DDR_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(3),
      Q => result_DDR_B2(3),
      R => '0'
    );
\result_DDR_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(4),
      Q => result_DDR_B2(4),
      R => '0'
    );
\result_DDR_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(5),
      Q => result_DDR_B2(5),
      R => '0'
    );
\result_DDR_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(6),
      Q => result_DDR_B2(6),
      R => '0'
    );
\result_DDR_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(7),
      Q => result_DDR_B2(7),
      R => '0'
    );
\result_DDR_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(8),
      Q => result_DDR_B2(8),
      R => '0'
    );
\result_DDR_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(9),
      Q => result_DDR_B2(9),
      R => '0'
    );
\result_DDR_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(0),
      Q => result_DDR_C1(0),
      R => '0'
    );
\result_DDR_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(10),
      Q => result_DDR_C1(10),
      R => '0'
    );
\result_DDR_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(11),
      Q => result_DDR_C1(11),
      R => '0'
    );
\result_DDR_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(12),
      Q => result_DDR_C1(12),
      R => '0'
    );
\result_DDR_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(13),
      Q => result_DDR_C1(13),
      R => '0'
    );
\result_DDR_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(14),
      Q => result_DDR_C1(14),
      R => '0'
    );
\result_DDR_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(15),
      Q => result_DDR_C1(15),
      R => '0'
    );
\result_DDR_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(1),
      Q => result_DDR_C1(1),
      R => '0'
    );
\result_DDR_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(2),
      Q => result_DDR_C1(2),
      R => '0'
    );
\result_DDR_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(3),
      Q => result_DDR_C1(3),
      R => '0'
    );
\result_DDR_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(4),
      Q => result_DDR_C1(4),
      R => '0'
    );
\result_DDR_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(5),
      Q => result_DDR_C1(5),
      R => '0'
    );
\result_DDR_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(6),
      Q => result_DDR_C1(6),
      R => '0'
    );
\result_DDR_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(7),
      Q => result_DDR_C1(7),
      R => '0'
    );
\result_DDR_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(8),
      Q => result_DDR_C1(8),
      R => '0'
    );
\result_DDR_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(9),
      Q => result_DDR_C1(9),
      R => '0'
    );
\result_DDR_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(0),
      Q => result_DDR_C2(0),
      R => '0'
    );
\result_DDR_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(10),
      Q => result_DDR_C2(10),
      R => '0'
    );
\result_DDR_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(11),
      Q => result_DDR_C2(11),
      R => '0'
    );
\result_DDR_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(12),
      Q => result_DDR_C2(12),
      R => '0'
    );
\result_DDR_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(13),
      Q => result_DDR_C2(13),
      R => '0'
    );
\result_DDR_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(14),
      Q => result_DDR_C2(14),
      R => '0'
    );
\result_DDR_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(15),
      Q => result_DDR_C2(15),
      R => '0'
    );
\result_DDR_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(1),
      Q => result_DDR_C2(1),
      R => '0'
    );
\result_DDR_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(2),
      Q => result_DDR_C2(2),
      R => '0'
    );
\result_DDR_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(3),
      Q => result_DDR_C2(3),
      R => '0'
    );
\result_DDR_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(4),
      Q => result_DDR_C2(4),
      R => '0'
    );
\result_DDR_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(5),
      Q => result_DDR_C2(5),
      R => '0'
    );
\result_DDR_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(6),
      Q => result_DDR_C2(6),
      R => '0'
    );
\result_DDR_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(7),
      Q => result_DDR_C2(7),
      R => '0'
    );
\result_DDR_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(8),
      Q => result_DDR_C2(8),
      R => '0'
    );
\result_DDR_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(9),
      Q => result_DDR_C2(9),
      R => '0'
    );
\result_DDR_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(0),
      Q => result_DDR_D1(0),
      R => '0'
    );
\result_DDR_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(10),
      Q => result_DDR_D1(10),
      R => '0'
    );
\result_DDR_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(11),
      Q => result_DDR_D1(11),
      R => '0'
    );
\result_DDR_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(12),
      Q => result_DDR_D1(12),
      R => '0'
    );
\result_DDR_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(13),
      Q => result_DDR_D1(13),
      R => '0'
    );
\result_DDR_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(14),
      Q => result_DDR_D1(14),
      R => '0'
    );
\result_DDR_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(15),
      Q => result_DDR_D1(15),
      R => '0'
    );
\result_DDR_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(1),
      Q => result_DDR_D1(1),
      R => '0'
    );
\result_DDR_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(2),
      Q => result_DDR_D1(2),
      R => '0'
    );
\result_DDR_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(3),
      Q => result_DDR_D1(3),
      R => '0'
    );
\result_DDR_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(4),
      Q => result_DDR_D1(4),
      R => '0'
    );
\result_DDR_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(5),
      Q => result_DDR_D1(5),
      R => '0'
    );
\result_DDR_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(6),
      Q => result_DDR_D1(6),
      R => '0'
    );
\result_DDR_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(7),
      Q => result_DDR_D1(7),
      R => '0'
    );
\result_DDR_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(8),
      Q => result_DDR_D1(8),
      R => '0'
    );
\result_DDR_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(9),
      Q => result_DDR_D1(9),
      R => '0'
    );
\result_DDR_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(0),
      Q => result_DDR_D2(0),
      R => '0'
    );
\result_DDR_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(10),
      Q => result_DDR_D2(10),
      R => '0'
    );
\result_DDR_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(11),
      Q => result_DDR_D2(11),
      R => '0'
    );
\result_DDR_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(12),
      Q => result_DDR_D2(12),
      R => '0'
    );
\result_DDR_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(13),
      Q => result_DDR_D2(13),
      R => '0'
    );
\result_DDR_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(14),
      Q => result_DDR_D2(14),
      R => '0'
    );
\result_DDR_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(15),
      Q => result_DDR_D2(15),
      R => '0'
    );
\result_DDR_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(1),
      Q => result_DDR_D2(1),
      R => '0'
    );
\result_DDR_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(2),
      Q => result_DDR_D2(2),
      R => '0'
    );
\result_DDR_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(3),
      Q => result_DDR_D2(3),
      R => '0'
    );
\result_DDR_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(4),
      Q => result_DDR_D2(4),
      R => '0'
    );
\result_DDR_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(5),
      Q => result_DDR_D2(5),
      R => '0'
    );
\result_DDR_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(6),
      Q => result_DDR_D2(6),
      R => '0'
    );
\result_DDR_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(7),
      Q => result_DDR_D2(7),
      R => '0'
    );
\result_DDR_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(8),
      Q => result_DDR_D2(8),
      R => '0'
    );
\result_DDR_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(9),
      Q => result_DDR_D2(9),
      R => '0'
    );
\result_DDR_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(0),
      Q => result_DDR_E1(0),
      R => '0'
    );
\result_DDR_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(10),
      Q => result_DDR_E1(10),
      R => '0'
    );
\result_DDR_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(11),
      Q => result_DDR_E1(11),
      R => '0'
    );
\result_DDR_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(12),
      Q => result_DDR_E1(12),
      R => '0'
    );
\result_DDR_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(13),
      Q => result_DDR_E1(13),
      R => '0'
    );
\result_DDR_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(14),
      Q => result_DDR_E1(14),
      R => '0'
    );
\result_DDR_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(15),
      Q => result_DDR_E1(15),
      R => '0'
    );
\result_DDR_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(1),
      Q => result_DDR_E1(1),
      R => '0'
    );
\result_DDR_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(2),
      Q => result_DDR_E1(2),
      R => '0'
    );
\result_DDR_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(3),
      Q => result_DDR_E1(3),
      R => '0'
    );
\result_DDR_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(4),
      Q => result_DDR_E1(4),
      R => '0'
    );
\result_DDR_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(5),
      Q => result_DDR_E1(5),
      R => '0'
    );
\result_DDR_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(6),
      Q => result_DDR_E1(6),
      R => '0'
    );
\result_DDR_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(7),
      Q => result_DDR_E1(7),
      R => '0'
    );
\result_DDR_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(8),
      Q => result_DDR_E1(8),
      R => '0'
    );
\result_DDR_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(9),
      Q => result_DDR_E1(9),
      R => '0'
    );
\result_DDR_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(0),
      Q => result_DDR_E2(0),
      R => '0'
    );
\result_DDR_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(10),
      Q => result_DDR_E2(10),
      R => '0'
    );
\result_DDR_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(11),
      Q => result_DDR_E2(11),
      R => '0'
    );
\result_DDR_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(12),
      Q => result_DDR_E2(12),
      R => '0'
    );
\result_DDR_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(13),
      Q => result_DDR_E2(13),
      R => '0'
    );
\result_DDR_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(14),
      Q => result_DDR_E2(14),
      R => '0'
    );
\result_DDR_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(15),
      Q => result_DDR_E2(15),
      R => '0'
    );
\result_DDR_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(1),
      Q => result_DDR_E2(1),
      R => '0'
    );
\result_DDR_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(2),
      Q => result_DDR_E2(2),
      R => '0'
    );
\result_DDR_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(3),
      Q => result_DDR_E2(3),
      R => '0'
    );
\result_DDR_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(4),
      Q => result_DDR_E2(4),
      R => '0'
    );
\result_DDR_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(5),
      Q => result_DDR_E2(5),
      R => '0'
    );
\result_DDR_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(6),
      Q => result_DDR_E2(6),
      R => '0'
    );
\result_DDR_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(7),
      Q => result_DDR_E2(7),
      R => '0'
    );
\result_DDR_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(8),
      Q => result_DDR_E2(8),
      R => '0'
    );
\result_DDR_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(9),
      Q => result_DDR_E2(9),
      R => '0'
    );
\result_DDR_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(0),
      Q => result_DDR_F1(0),
      R => '0'
    );
\result_DDR_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(10),
      Q => result_DDR_F1(10),
      R => '0'
    );
\result_DDR_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(11),
      Q => result_DDR_F1(11),
      R => '0'
    );
\result_DDR_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(12),
      Q => result_DDR_F1(12),
      R => '0'
    );
\result_DDR_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(13),
      Q => result_DDR_F1(13),
      R => '0'
    );
\result_DDR_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(14),
      Q => result_DDR_F1(14),
      R => '0'
    );
\result_DDR_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(15),
      Q => result_DDR_F1(15),
      R => '0'
    );
\result_DDR_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(1),
      Q => result_DDR_F1(1),
      R => '0'
    );
\result_DDR_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(2),
      Q => result_DDR_F1(2),
      R => '0'
    );
\result_DDR_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(3),
      Q => result_DDR_F1(3),
      R => '0'
    );
\result_DDR_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(4),
      Q => result_DDR_F1(4),
      R => '0'
    );
\result_DDR_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(5),
      Q => result_DDR_F1(5),
      R => '0'
    );
\result_DDR_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(6),
      Q => result_DDR_F1(6),
      R => '0'
    );
\result_DDR_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(7),
      Q => result_DDR_F1(7),
      R => '0'
    );
\result_DDR_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(8),
      Q => result_DDR_F1(8),
      R => '0'
    );
\result_DDR_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(9),
      Q => result_DDR_F1(9),
      R => '0'
    );
\result_DDR_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(0),
      Q => result_DDR_F2(0),
      R => '0'
    );
\result_DDR_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(10),
      Q => result_DDR_F2(10),
      R => '0'
    );
\result_DDR_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(11),
      Q => result_DDR_F2(11),
      R => '0'
    );
\result_DDR_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(12),
      Q => result_DDR_F2(12),
      R => '0'
    );
\result_DDR_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(13),
      Q => result_DDR_F2(13),
      R => '0'
    );
\result_DDR_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(14),
      Q => result_DDR_F2(14),
      R => '0'
    );
\result_DDR_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(15),
      Q => result_DDR_F2(15),
      R => '0'
    );
\result_DDR_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(1),
      Q => result_DDR_F2(1),
      R => '0'
    );
\result_DDR_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(2),
      Q => result_DDR_F2(2),
      R => '0'
    );
\result_DDR_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(3),
      Q => result_DDR_F2(3),
      R => '0'
    );
\result_DDR_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(4),
      Q => result_DDR_F2(4),
      R => '0'
    );
\result_DDR_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(5),
      Q => result_DDR_F2(5),
      R => '0'
    );
\result_DDR_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(6),
      Q => result_DDR_F2(6),
      R => '0'
    );
\result_DDR_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(7),
      Q => result_DDR_F2(7),
      R => '0'
    );
\result_DDR_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(8),
      Q => result_DDR_F2(8),
      R => '0'
    );
\result_DDR_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(9),
      Q => result_DDR_F2(9),
      R => '0'
    );
\result_DDR_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(0),
      Q => result_DDR_G1(0),
      R => '0'
    );
\result_DDR_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(10),
      Q => result_DDR_G1(10),
      R => '0'
    );
\result_DDR_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(11),
      Q => result_DDR_G1(11),
      R => '0'
    );
\result_DDR_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(12),
      Q => result_DDR_G1(12),
      R => '0'
    );
\result_DDR_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(13),
      Q => result_DDR_G1(13),
      R => '0'
    );
\result_DDR_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(14),
      Q => result_DDR_G1(14),
      R => '0'
    );
\result_DDR_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(15),
      Q => result_DDR_G1(15),
      R => '0'
    );
\result_DDR_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(1),
      Q => result_DDR_G1(1),
      R => '0'
    );
\result_DDR_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(2),
      Q => result_DDR_G1(2),
      R => '0'
    );
\result_DDR_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(3),
      Q => result_DDR_G1(3),
      R => '0'
    );
\result_DDR_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(4),
      Q => result_DDR_G1(4),
      R => '0'
    );
\result_DDR_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(5),
      Q => result_DDR_G1(5),
      R => '0'
    );
\result_DDR_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(6),
      Q => result_DDR_G1(6),
      R => '0'
    );
\result_DDR_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(7),
      Q => result_DDR_G1(7),
      R => '0'
    );
\result_DDR_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(8),
      Q => result_DDR_G1(8),
      R => '0'
    );
\result_DDR_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(9),
      Q => result_DDR_G1(9),
      R => '0'
    );
\result_DDR_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(0),
      Q => result_DDR_G2(0),
      R => '0'
    );
\result_DDR_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(10),
      Q => result_DDR_G2(10),
      R => '0'
    );
\result_DDR_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(11),
      Q => result_DDR_G2(11),
      R => '0'
    );
\result_DDR_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(12),
      Q => result_DDR_G2(12),
      R => '0'
    );
\result_DDR_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(13),
      Q => result_DDR_G2(13),
      R => '0'
    );
\result_DDR_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(14),
      Q => result_DDR_G2(14),
      R => '0'
    );
\result_DDR_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(15),
      Q => result_DDR_G2(15),
      R => '0'
    );
\result_DDR_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(1),
      Q => result_DDR_G2(1),
      R => '0'
    );
\result_DDR_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(2),
      Q => result_DDR_G2(2),
      R => '0'
    );
\result_DDR_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(3),
      Q => result_DDR_G2(3),
      R => '0'
    );
\result_DDR_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(4),
      Q => result_DDR_G2(4),
      R => '0'
    );
\result_DDR_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(5),
      Q => result_DDR_G2(5),
      R => '0'
    );
\result_DDR_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(6),
      Q => result_DDR_G2(6),
      R => '0'
    );
\result_DDR_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(7),
      Q => result_DDR_G2(7),
      R => '0'
    );
\result_DDR_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(8),
      Q => result_DDR_G2(8),
      R => '0'
    );
\result_DDR_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(9),
      Q => result_DDR_G2(9),
      R => '0'
    );
\result_DDR_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(0),
      Q => result_DDR_H1(0),
      R => '0'
    );
\result_DDR_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(10),
      Q => result_DDR_H1(10),
      R => '0'
    );
\result_DDR_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(11),
      Q => result_DDR_H1(11),
      R => '0'
    );
\result_DDR_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(12),
      Q => result_DDR_H1(12),
      R => '0'
    );
\result_DDR_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(13),
      Q => result_DDR_H1(13),
      R => '0'
    );
\result_DDR_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(14),
      Q => result_DDR_H1(14),
      R => '0'
    );
\result_DDR_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(15),
      Q => result_DDR_H1(15),
      R => '0'
    );
\result_DDR_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(1),
      Q => result_DDR_H1(1),
      R => '0'
    );
\result_DDR_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(2),
      Q => result_DDR_H1(2),
      R => '0'
    );
\result_DDR_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(3),
      Q => result_DDR_H1(3),
      R => '0'
    );
\result_DDR_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(4),
      Q => result_DDR_H1(4),
      R => '0'
    );
\result_DDR_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(5),
      Q => result_DDR_H1(5),
      R => '0'
    );
\result_DDR_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(6),
      Q => result_DDR_H1(6),
      R => '0'
    );
\result_DDR_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(7),
      Q => result_DDR_H1(7),
      R => '0'
    );
\result_DDR_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(8),
      Q => result_DDR_H1(8),
      R => '0'
    );
\result_DDR_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(9),
      Q => result_DDR_H1(9),
      R => '0'
    );
\result_DDR_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(0),
      Q => result_DDR_H2(0),
      R => '0'
    );
\result_DDR_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(10),
      Q => result_DDR_H2(10),
      R => '0'
    );
\result_DDR_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(11),
      Q => result_DDR_H2(11),
      R => '0'
    );
\result_DDR_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(12),
      Q => result_DDR_H2(12),
      R => '0'
    );
\result_DDR_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(13),
      Q => result_DDR_H2(13),
      R => '0'
    );
\result_DDR_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(14),
      Q => result_DDR_H2(14),
      R => '0'
    );
\result_DDR_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(15),
      Q => result_DDR_H2(15),
      R => '0'
    );
\result_DDR_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(1),
      Q => result_DDR_H2(1),
      R => '0'
    );
\result_DDR_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(2),
      Q => result_DDR_H2(2),
      R => '0'
    );
\result_DDR_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(3),
      Q => result_DDR_H2(3),
      R => '0'
    );
\result_DDR_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(4),
      Q => result_DDR_H2(4),
      R => '0'
    );
\result_DDR_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(5),
      Q => result_DDR_H2(5),
      R => '0'
    );
\result_DDR_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(6),
      Q => result_DDR_H2(6),
      R => '0'
    );
\result_DDR_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(7),
      Q => result_DDR_H2(7),
      R => '0'
    );
\result_DDR_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(8),
      Q => result_DDR_H2(8),
      R => '0'
    );
\result_DDR_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(9),
      Q => result_DDR_H2(9),
      R => '0'
    );
\result_DDR_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(0),
      Q => result_DDR_I1(0),
      R => '0'
    );
\result_DDR_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(10),
      Q => result_DDR_I1(10),
      R => '0'
    );
\result_DDR_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(11),
      Q => result_DDR_I1(11),
      R => '0'
    );
\result_DDR_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(12),
      Q => result_DDR_I1(12),
      R => '0'
    );
\result_DDR_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(13),
      Q => result_DDR_I1(13),
      R => '0'
    );
\result_DDR_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(14),
      Q => result_DDR_I1(14),
      R => '0'
    );
\result_DDR_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(15),
      Q => result_DDR_I1(15),
      R => '0'
    );
\result_DDR_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(1),
      Q => result_DDR_I1(1),
      R => '0'
    );
\result_DDR_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(2),
      Q => result_DDR_I1(2),
      R => '0'
    );
\result_DDR_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(3),
      Q => result_DDR_I1(3),
      R => '0'
    );
\result_DDR_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(4),
      Q => result_DDR_I1(4),
      R => '0'
    );
\result_DDR_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(5),
      Q => result_DDR_I1(5),
      R => '0'
    );
\result_DDR_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(6),
      Q => result_DDR_I1(6),
      R => '0'
    );
\result_DDR_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(7),
      Q => result_DDR_I1(7),
      R => '0'
    );
\result_DDR_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(8),
      Q => result_DDR_I1(8),
      R => '0'
    );
\result_DDR_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(9),
      Q => result_DDR_I1(9),
      R => '0'
    );
\result_DDR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(0),
      Q => result_DDR_I2(0),
      R => '0'
    );
\result_DDR_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(10),
      Q => result_DDR_I2(10),
      R => '0'
    );
\result_DDR_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(11),
      Q => result_DDR_I2(11),
      R => '0'
    );
\result_DDR_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(12),
      Q => result_DDR_I2(12),
      R => '0'
    );
\result_DDR_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(13),
      Q => result_DDR_I2(13),
      R => '0'
    );
\result_DDR_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(14),
      Q => result_DDR_I2(14),
      R => '0'
    );
\result_DDR_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(15),
      Q => result_DDR_I2(15),
      R => '0'
    );
\result_DDR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(1),
      Q => result_DDR_I2(1),
      R => '0'
    );
\result_DDR_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(2),
      Q => result_DDR_I2(2),
      R => '0'
    );
\result_DDR_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(3),
      Q => result_DDR_I2(3),
      R => '0'
    );
\result_DDR_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(4),
      Q => result_DDR_I2(4),
      R => '0'
    );
\result_DDR_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(5),
      Q => result_DDR_I2(5),
      R => '0'
    );
\result_DDR_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(6),
      Q => result_DDR_I2(6),
      R => '0'
    );
\result_DDR_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(7),
      Q => result_DDR_I2(7),
      R => '0'
    );
\result_DDR_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(8),
      Q => result_DDR_I2(8),
      R => '0'
    );
\result_DDR_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(9),
      Q => result_DDR_I2(9),
      R => '0'
    );
\result_DDR_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(0),
      Q => result_DDR_J1(0),
      R => '0'
    );
\result_DDR_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(10),
      Q => result_DDR_J1(10),
      R => '0'
    );
\result_DDR_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(11),
      Q => result_DDR_J1(11),
      R => '0'
    );
\result_DDR_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(12),
      Q => result_DDR_J1(12),
      R => '0'
    );
\result_DDR_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(13),
      Q => result_DDR_J1(13),
      R => '0'
    );
\result_DDR_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(14),
      Q => result_DDR_J1(14),
      R => '0'
    );
\result_DDR_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(15),
      Q => result_DDR_J1(15),
      R => '0'
    );
\result_DDR_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(1),
      Q => result_DDR_J1(1),
      R => '0'
    );
\result_DDR_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(2),
      Q => result_DDR_J1(2),
      R => '0'
    );
\result_DDR_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(3),
      Q => result_DDR_J1(3),
      R => '0'
    );
\result_DDR_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(4),
      Q => result_DDR_J1(4),
      R => '0'
    );
\result_DDR_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(5),
      Q => result_DDR_J1(5),
      R => '0'
    );
\result_DDR_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(6),
      Q => result_DDR_J1(6),
      R => '0'
    );
\result_DDR_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(7),
      Q => result_DDR_J1(7),
      R => '0'
    );
\result_DDR_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(8),
      Q => result_DDR_J1(8),
      R => '0'
    );
\result_DDR_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(9),
      Q => result_DDR_J1(9),
      R => '0'
    );
\result_DDR_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(0),
      Q => result_DDR_J2(0),
      R => '0'
    );
\result_DDR_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(10),
      Q => result_DDR_J2(10),
      R => '0'
    );
\result_DDR_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(11),
      Q => result_DDR_J2(11),
      R => '0'
    );
\result_DDR_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(12),
      Q => result_DDR_J2(12),
      R => '0'
    );
\result_DDR_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(13),
      Q => result_DDR_J2(13),
      R => '0'
    );
\result_DDR_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(14),
      Q => result_DDR_J2(14),
      R => '0'
    );
\result_DDR_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(15),
      Q => result_DDR_J2(15),
      R => '0'
    );
\result_DDR_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(1),
      Q => result_DDR_J2(1),
      R => '0'
    );
\result_DDR_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(2),
      Q => result_DDR_J2(2),
      R => '0'
    );
\result_DDR_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(3),
      Q => result_DDR_J2(3),
      R => '0'
    );
\result_DDR_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(4),
      Q => result_DDR_J2(4),
      R => '0'
    );
\result_DDR_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(5),
      Q => result_DDR_J2(5),
      R => '0'
    );
\result_DDR_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(6),
      Q => result_DDR_J2(6),
      R => '0'
    );
\result_DDR_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(7),
      Q => result_DDR_J2(7),
      R => '0'
    );
\result_DDR_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(8),
      Q => result_DDR_J2(8),
      R => '0'
    );
\result_DDR_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(9),
      Q => result_DDR_J2(9),
      R => '0'
    );
\result_DDR_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(0),
      Q => result_DDR_K1(0),
      R => '0'
    );
\result_DDR_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(10),
      Q => result_DDR_K1(10),
      R => '0'
    );
\result_DDR_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(11),
      Q => result_DDR_K1(11),
      R => '0'
    );
\result_DDR_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(12),
      Q => result_DDR_K1(12),
      R => '0'
    );
\result_DDR_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(13),
      Q => result_DDR_K1(13),
      R => '0'
    );
\result_DDR_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(14),
      Q => result_DDR_K1(14),
      R => '0'
    );
\result_DDR_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(15),
      Q => result_DDR_K1(15),
      R => '0'
    );
\result_DDR_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(1),
      Q => result_DDR_K1(1),
      R => '0'
    );
\result_DDR_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(2),
      Q => result_DDR_K1(2),
      R => '0'
    );
\result_DDR_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(3),
      Q => result_DDR_K1(3),
      R => '0'
    );
\result_DDR_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(4),
      Q => result_DDR_K1(4),
      R => '0'
    );
\result_DDR_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(5),
      Q => result_DDR_K1(5),
      R => '0'
    );
\result_DDR_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(6),
      Q => result_DDR_K1(6),
      R => '0'
    );
\result_DDR_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(7),
      Q => result_DDR_K1(7),
      R => '0'
    );
\result_DDR_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(8),
      Q => result_DDR_K1(8),
      R => '0'
    );
\result_DDR_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(9),
      Q => result_DDR_K1(9),
      R => '0'
    );
\result_DDR_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(0),
      Q => result_DDR_K2(0),
      R => '0'
    );
\result_DDR_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(10),
      Q => result_DDR_K2(10),
      R => '0'
    );
\result_DDR_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(11),
      Q => result_DDR_K2(11),
      R => '0'
    );
\result_DDR_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(12),
      Q => result_DDR_K2(12),
      R => '0'
    );
\result_DDR_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(13),
      Q => result_DDR_K2(13),
      R => '0'
    );
\result_DDR_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(14),
      Q => result_DDR_K2(14),
      R => '0'
    );
\result_DDR_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(15),
      Q => result_DDR_K2(15),
      R => '0'
    );
\result_DDR_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(1),
      Q => result_DDR_K2(1),
      R => '0'
    );
\result_DDR_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(2),
      Q => result_DDR_K2(2),
      R => '0'
    );
\result_DDR_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(3),
      Q => result_DDR_K2(3),
      R => '0'
    );
\result_DDR_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(4),
      Q => result_DDR_K2(4),
      R => '0'
    );
\result_DDR_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(5),
      Q => result_DDR_K2(5),
      R => '0'
    );
\result_DDR_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(6),
      Q => result_DDR_K2(6),
      R => '0'
    );
\result_DDR_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(7),
      Q => result_DDR_K2(7),
      R => '0'
    );
\result_DDR_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(8),
      Q => result_DDR_K2(8),
      R => '0'
    );
\result_DDR_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(9),
      Q => result_DDR_K2(9),
      R => '0'
    );
\result_DDR_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(0),
      Q => result_DDR_L1(0),
      R => '0'
    );
\result_DDR_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(10),
      Q => result_DDR_L1(10),
      R => '0'
    );
\result_DDR_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(11),
      Q => result_DDR_L1(11),
      R => '0'
    );
\result_DDR_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(12),
      Q => result_DDR_L1(12),
      R => '0'
    );
\result_DDR_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(13),
      Q => result_DDR_L1(13),
      R => '0'
    );
\result_DDR_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(14),
      Q => result_DDR_L1(14),
      R => '0'
    );
\result_DDR_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(15),
      Q => result_DDR_L1(15),
      R => '0'
    );
\result_DDR_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(1),
      Q => result_DDR_L1(1),
      R => '0'
    );
\result_DDR_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(2),
      Q => result_DDR_L1(2),
      R => '0'
    );
\result_DDR_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(3),
      Q => result_DDR_L1(3),
      R => '0'
    );
\result_DDR_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(4),
      Q => result_DDR_L1(4),
      R => '0'
    );
\result_DDR_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(5),
      Q => result_DDR_L1(5),
      R => '0'
    );
\result_DDR_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(6),
      Q => result_DDR_L1(6),
      R => '0'
    );
\result_DDR_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(7),
      Q => result_DDR_L1(7),
      R => '0'
    );
\result_DDR_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(8),
      Q => result_DDR_L1(8),
      R => '0'
    );
\result_DDR_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(9),
      Q => result_DDR_L1(9),
      R => '0'
    );
\result_DDR_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(0),
      Q => result_DDR_L2(0),
      R => '0'
    );
\result_DDR_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(10),
      Q => result_DDR_L2(10),
      R => '0'
    );
\result_DDR_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(11),
      Q => result_DDR_L2(11),
      R => '0'
    );
\result_DDR_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(12),
      Q => result_DDR_L2(12),
      R => '0'
    );
\result_DDR_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(13),
      Q => result_DDR_L2(13),
      R => '0'
    );
\result_DDR_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(14),
      Q => result_DDR_L2(14),
      R => '0'
    );
\result_DDR_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(15),
      Q => result_DDR_L2(15),
      R => '0'
    );
\result_DDR_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(1),
      Q => result_DDR_L2(1),
      R => '0'
    );
\result_DDR_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(2),
      Q => result_DDR_L2(2),
      R => '0'
    );
\result_DDR_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(3),
      Q => result_DDR_L2(3),
      R => '0'
    );
\result_DDR_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(4),
      Q => result_DDR_L2(4),
      R => '0'
    );
\result_DDR_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(5),
      Q => result_DDR_L2(5),
      R => '0'
    );
\result_DDR_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(6),
      Q => result_DDR_L2(6),
      R => '0'
    );
\result_DDR_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(7),
      Q => result_DDR_L2(7),
      R => '0'
    );
\result_DDR_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(8),
      Q => result_DDR_L2(8),
      R => '0'
    );
\result_DDR_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(9),
      Q => result_DDR_L2(9),
      R => '0'
    );
\result_DDR_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(0),
      Q => result_DDR_M1(0),
      R => '0'
    );
\result_DDR_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(10),
      Q => result_DDR_M1(10),
      R => '0'
    );
\result_DDR_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(11),
      Q => result_DDR_M1(11),
      R => '0'
    );
\result_DDR_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(12),
      Q => result_DDR_M1(12),
      R => '0'
    );
\result_DDR_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(13),
      Q => result_DDR_M1(13),
      R => '0'
    );
\result_DDR_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(14),
      Q => result_DDR_M1(14),
      R => '0'
    );
\result_DDR_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(15),
      Q => result_DDR_M1(15),
      R => '0'
    );
\result_DDR_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(1),
      Q => result_DDR_M1(1),
      R => '0'
    );
\result_DDR_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(2),
      Q => result_DDR_M1(2),
      R => '0'
    );
\result_DDR_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(3),
      Q => result_DDR_M1(3),
      R => '0'
    );
\result_DDR_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(4),
      Q => result_DDR_M1(4),
      R => '0'
    );
\result_DDR_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(5),
      Q => result_DDR_M1(5),
      R => '0'
    );
\result_DDR_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(6),
      Q => result_DDR_M1(6),
      R => '0'
    );
\result_DDR_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(7),
      Q => result_DDR_M1(7),
      R => '0'
    );
\result_DDR_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(8),
      Q => result_DDR_M1(8),
      R => '0'
    );
\result_DDR_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(9),
      Q => result_DDR_M1(9),
      R => '0'
    );
\result_DDR_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(0),
      Q => result_DDR_M2(0),
      R => '0'
    );
\result_DDR_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(10),
      Q => result_DDR_M2(10),
      R => '0'
    );
\result_DDR_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(11),
      Q => result_DDR_M2(11),
      R => '0'
    );
\result_DDR_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(12),
      Q => result_DDR_M2(12),
      R => '0'
    );
\result_DDR_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(13),
      Q => result_DDR_M2(13),
      R => '0'
    );
\result_DDR_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(14),
      Q => result_DDR_M2(14),
      R => '0'
    );
\result_DDR_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(15),
      Q => result_DDR_M2(15),
      R => '0'
    );
\result_DDR_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(1),
      Q => result_DDR_M2(1),
      R => '0'
    );
\result_DDR_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(2),
      Q => result_DDR_M2(2),
      R => '0'
    );
\result_DDR_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(3),
      Q => result_DDR_M2(3),
      R => '0'
    );
\result_DDR_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(4),
      Q => result_DDR_M2(4),
      R => '0'
    );
\result_DDR_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(5),
      Q => result_DDR_M2(5),
      R => '0'
    );
\result_DDR_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(6),
      Q => result_DDR_M2(6),
      R => '0'
    );
\result_DDR_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(7),
      Q => result_DDR_M2(7),
      R => '0'
    );
\result_DDR_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(8),
      Q => result_DDR_M2(8),
      R => '0'
    );
\result_DDR_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(9),
      Q => result_DDR_M2(9),
      R => '0'
    );
\result_DDR_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(0),
      Q => result_DDR_N1(0),
      R => '0'
    );
\result_DDR_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(10),
      Q => result_DDR_N1(10),
      R => '0'
    );
\result_DDR_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(11),
      Q => result_DDR_N1(11),
      R => '0'
    );
\result_DDR_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(12),
      Q => result_DDR_N1(12),
      R => '0'
    );
\result_DDR_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(13),
      Q => result_DDR_N1(13),
      R => '0'
    );
\result_DDR_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(14),
      Q => result_DDR_N1(14),
      R => '0'
    );
\result_DDR_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(15),
      Q => result_DDR_N1(15),
      R => '0'
    );
\result_DDR_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(1),
      Q => result_DDR_N1(1),
      R => '0'
    );
\result_DDR_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(2),
      Q => result_DDR_N1(2),
      R => '0'
    );
\result_DDR_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(3),
      Q => result_DDR_N1(3),
      R => '0'
    );
\result_DDR_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(4),
      Q => result_DDR_N1(4),
      R => '0'
    );
\result_DDR_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(5),
      Q => result_DDR_N1(5),
      R => '0'
    );
\result_DDR_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(6),
      Q => result_DDR_N1(6),
      R => '0'
    );
\result_DDR_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(7),
      Q => result_DDR_N1(7),
      R => '0'
    );
\result_DDR_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(8),
      Q => result_DDR_N1(8),
      R => '0'
    );
\result_DDR_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(9),
      Q => result_DDR_N1(9),
      R => '0'
    );
\result_DDR_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(0),
      Q => result_DDR_N2(0),
      R => '0'
    );
\result_DDR_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(10),
      Q => result_DDR_N2(10),
      R => '0'
    );
\result_DDR_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(11),
      Q => result_DDR_N2(11),
      R => '0'
    );
\result_DDR_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(12),
      Q => result_DDR_N2(12),
      R => '0'
    );
\result_DDR_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(13),
      Q => result_DDR_N2(13),
      R => '0'
    );
\result_DDR_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(14),
      Q => result_DDR_N2(14),
      R => '0'
    );
\result_DDR_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(15),
      Q => result_DDR_N2(15),
      R => '0'
    );
\result_DDR_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(1),
      Q => result_DDR_N2(1),
      R => '0'
    );
\result_DDR_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(2),
      Q => result_DDR_N2(2),
      R => '0'
    );
\result_DDR_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(3),
      Q => result_DDR_N2(3),
      R => '0'
    );
\result_DDR_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(4),
      Q => result_DDR_N2(4),
      R => '0'
    );
\result_DDR_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(5),
      Q => result_DDR_N2(5),
      R => '0'
    );
\result_DDR_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(6),
      Q => result_DDR_N2(6),
      R => '0'
    );
\result_DDR_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(7),
      Q => result_DDR_N2(7),
      R => '0'
    );
\result_DDR_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(8),
      Q => result_DDR_N2(8),
      R => '0'
    );
\result_DDR_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(9),
      Q => result_DDR_N2(9),
      R => '0'
    );
\result_DDR_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(0),
      Q => result_DDR_O1(0),
      R => '0'
    );
\result_DDR_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(10),
      Q => result_DDR_O1(10),
      R => '0'
    );
\result_DDR_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(11),
      Q => result_DDR_O1(11),
      R => '0'
    );
\result_DDR_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(12),
      Q => result_DDR_O1(12),
      R => '0'
    );
\result_DDR_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(13),
      Q => result_DDR_O1(13),
      R => '0'
    );
\result_DDR_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(14),
      Q => result_DDR_O1(14),
      R => '0'
    );
\result_DDR_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(15),
      Q => result_DDR_O1(15),
      R => '0'
    );
\result_DDR_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(1),
      Q => result_DDR_O1(1),
      R => '0'
    );
\result_DDR_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(2),
      Q => result_DDR_O1(2),
      R => '0'
    );
\result_DDR_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(3),
      Q => result_DDR_O1(3),
      R => '0'
    );
\result_DDR_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(4),
      Q => result_DDR_O1(4),
      R => '0'
    );
\result_DDR_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(5),
      Q => result_DDR_O1(5),
      R => '0'
    );
\result_DDR_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(6),
      Q => result_DDR_O1(6),
      R => '0'
    );
\result_DDR_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(7),
      Q => result_DDR_O1(7),
      R => '0'
    );
\result_DDR_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(8),
      Q => result_DDR_O1(8),
      R => '0'
    );
\result_DDR_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(9),
      Q => result_DDR_O1(9),
      R => '0'
    );
\result_DDR_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(0),
      Q => result_DDR_O2(0),
      R => '0'
    );
\result_DDR_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(10),
      Q => result_DDR_O2(10),
      R => '0'
    );
\result_DDR_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(11),
      Q => result_DDR_O2(11),
      R => '0'
    );
\result_DDR_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(12),
      Q => result_DDR_O2(12),
      R => '0'
    );
\result_DDR_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(13),
      Q => result_DDR_O2(13),
      R => '0'
    );
\result_DDR_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(14),
      Q => result_DDR_O2(14),
      R => '0'
    );
\result_DDR_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(15),
      Q => result_DDR_O2(15),
      R => '0'
    );
\result_DDR_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(1),
      Q => result_DDR_O2(1),
      R => '0'
    );
\result_DDR_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(2),
      Q => result_DDR_O2(2),
      R => '0'
    );
\result_DDR_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(3),
      Q => result_DDR_O2(3),
      R => '0'
    );
\result_DDR_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(4),
      Q => result_DDR_O2(4),
      R => '0'
    );
\result_DDR_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(5),
      Q => result_DDR_O2(5),
      R => '0'
    );
\result_DDR_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(6),
      Q => result_DDR_O2(6),
      R => '0'
    );
\result_DDR_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(7),
      Q => result_DDR_O2(7),
      R => '0'
    );
\result_DDR_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(8),
      Q => result_DDR_O2(8),
      R => '0'
    );
\result_DDR_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(9),
      Q => result_DDR_O2(9),
      R => '0'
    );
\result_DDR_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(0),
      Q => result_DDR_P1(0),
      R => '0'
    );
\result_DDR_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(10),
      Q => result_DDR_P1(10),
      R => '0'
    );
\result_DDR_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(11),
      Q => result_DDR_P1(11),
      R => '0'
    );
\result_DDR_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(12),
      Q => result_DDR_P1(12),
      R => '0'
    );
\result_DDR_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(13),
      Q => result_DDR_P1(13),
      R => '0'
    );
\result_DDR_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(14),
      Q => result_DDR_P1(14),
      R => '0'
    );
\result_DDR_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(15),
      Q => result_DDR_P1(15),
      R => '0'
    );
\result_DDR_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(1),
      Q => result_DDR_P1(1),
      R => '0'
    );
\result_DDR_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(2),
      Q => result_DDR_P1(2),
      R => '0'
    );
\result_DDR_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(3),
      Q => result_DDR_P1(3),
      R => '0'
    );
\result_DDR_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(4),
      Q => result_DDR_P1(4),
      R => '0'
    );
\result_DDR_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(5),
      Q => result_DDR_P1(5),
      R => '0'
    );
\result_DDR_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(6),
      Q => result_DDR_P1(6),
      R => '0'
    );
\result_DDR_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(7),
      Q => result_DDR_P1(7),
      R => '0'
    );
\result_DDR_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(8),
      Q => result_DDR_P1(8),
      R => '0'
    );
\result_DDR_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(9),
      Q => result_DDR_P1(9),
      R => '0'
    );
\result_DDR_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(0),
      Q => result_DDR_P2(0),
      R => '0'
    );
\result_DDR_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(10),
      Q => result_DDR_P2(10),
      R => '0'
    );
\result_DDR_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(11),
      Q => result_DDR_P2(11),
      R => '0'
    );
\result_DDR_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(12),
      Q => result_DDR_P2(12),
      R => '0'
    );
\result_DDR_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(13),
      Q => result_DDR_P2(13),
      R => '0'
    );
\result_DDR_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(14),
      Q => result_DDR_P2(14),
      R => '0'
    );
\result_DDR_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(15),
      Q => result_DDR_P2(15),
      R => '0'
    );
\result_DDR_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(1),
      Q => result_DDR_P2(1),
      R => '0'
    );
\result_DDR_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(2),
      Q => result_DDR_P2(2),
      R => '0'
    );
\result_DDR_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(3),
      Q => result_DDR_P2(3),
      R => '0'
    );
\result_DDR_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(4),
      Q => result_DDR_P2(4),
      R => '0'
    );
\result_DDR_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(5),
      Q => result_DDR_P2(5),
      R => '0'
    );
\result_DDR_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(6),
      Q => result_DDR_P2(6),
      R => '0'
    );
\result_DDR_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(7),
      Q => result_DDR_P2(7),
      R => '0'
    );
\result_DDR_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(8),
      Q => result_DDR_P2(8),
      R => '0'
    );
\result_DDR_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(9),
      Q => result_DDR_P2(9),
      R => '0'
    );
\result_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(0),
      Q => result_E1(0),
      R => '0'
    );
\result_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(10),
      Q => result_E1(10),
      R => '0'
    );
\result_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(11),
      Q => result_E1(11),
      R => '0'
    );
\result_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(12),
      Q => result_E1(12),
      R => '0'
    );
\result_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(13),
      Q => result_E1(13),
      R => '0'
    );
\result_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(14),
      Q => result_E1(14),
      R => '0'
    );
\result_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(15),
      Q => result_E1(15),
      R => '0'
    );
\result_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(1),
      Q => result_E1(1),
      R => '0'
    );
\result_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(2),
      Q => result_E1(2),
      R => '0'
    );
\result_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(3),
      Q => result_E1(3),
      R => '0'
    );
\result_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(4),
      Q => result_E1(4),
      R => '0'
    );
\result_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(5),
      Q => result_E1(5),
      R => '0'
    );
\result_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(6),
      Q => result_E1(6),
      R => '0'
    );
\result_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(7),
      Q => result_E1(7),
      R => '0'
    );
\result_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(8),
      Q => result_E1(8),
      R => '0'
    );
\result_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(9),
      Q => result_E1(9),
      R => '0'
    );
\result_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(0),
      Q => result_E2(0),
      R => '0'
    );
\result_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(10),
      Q => result_E2(10),
      R => '0'
    );
\result_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(11),
      Q => result_E2(11),
      R => '0'
    );
\result_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(12),
      Q => result_E2(12),
      R => '0'
    );
\result_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(13),
      Q => result_E2(13),
      R => '0'
    );
\result_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(14),
      Q => result_E2(14),
      R => '0'
    );
\result_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(15),
      Q => result_E2(15),
      R => '0'
    );
\result_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(1),
      Q => result_E2(1),
      R => '0'
    );
\result_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(2),
      Q => result_E2(2),
      R => '0'
    );
\result_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(3),
      Q => result_E2(3),
      R => '0'
    );
\result_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(4),
      Q => result_E2(4),
      R => '0'
    );
\result_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(5),
      Q => result_E2(5),
      R => '0'
    );
\result_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(6),
      Q => result_E2(6),
      R => '0'
    );
\result_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(7),
      Q => result_E2(7),
      R => '0'
    );
\result_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(8),
      Q => result_E2(8),
      R => '0'
    );
\result_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(9),
      Q => result_E2(9),
      R => '0'
    );
\result_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(0),
      Q => result_F1(0),
      R => '0'
    );
\result_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(10),
      Q => result_F1(10),
      R => '0'
    );
\result_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(11),
      Q => result_F1(11),
      R => '0'
    );
\result_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(12),
      Q => result_F1(12),
      R => '0'
    );
\result_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(13),
      Q => result_F1(13),
      R => '0'
    );
\result_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(14),
      Q => result_F1(14),
      R => '0'
    );
\result_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(15),
      Q => result_F1(15),
      R => '0'
    );
\result_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(1),
      Q => result_F1(1),
      R => '0'
    );
\result_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(2),
      Q => result_F1(2),
      R => '0'
    );
\result_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(3),
      Q => result_F1(3),
      R => '0'
    );
\result_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(4),
      Q => result_F1(4),
      R => '0'
    );
\result_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(5),
      Q => result_F1(5),
      R => '0'
    );
\result_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(6),
      Q => result_F1(6),
      R => '0'
    );
\result_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(7),
      Q => result_F1(7),
      R => '0'
    );
\result_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(8),
      Q => result_F1(8),
      R => '0'
    );
\result_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(9),
      Q => result_F1(9),
      R => '0'
    );
\result_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(0),
      Q => result_F2(0),
      R => '0'
    );
\result_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(10),
      Q => result_F2(10),
      R => '0'
    );
\result_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(11),
      Q => result_F2(11),
      R => '0'
    );
\result_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(12),
      Q => result_F2(12),
      R => '0'
    );
\result_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(13),
      Q => result_F2(13),
      R => '0'
    );
\result_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(14),
      Q => result_F2(14),
      R => '0'
    );
\result_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(15),
      Q => result_F2(15),
      R => '0'
    );
\result_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(1),
      Q => result_F2(1),
      R => '0'
    );
\result_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(2),
      Q => result_F2(2),
      R => '0'
    );
\result_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(3),
      Q => result_F2(3),
      R => '0'
    );
\result_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(4),
      Q => result_F2(4),
      R => '0'
    );
\result_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(5),
      Q => result_F2(5),
      R => '0'
    );
\result_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(6),
      Q => result_F2(6),
      R => '0'
    );
\result_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(7),
      Q => result_F2(7),
      R => '0'
    );
\result_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(8),
      Q => result_F2(8),
      R => '0'
    );
\result_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(9),
      Q => result_F2(9),
      R => '0'
    );
\result_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(0),
      Q => result_G1(0),
      R => '0'
    );
\result_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(10),
      Q => result_G1(10),
      R => '0'
    );
\result_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(11),
      Q => result_G1(11),
      R => '0'
    );
\result_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(12),
      Q => result_G1(12),
      R => '0'
    );
\result_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(13),
      Q => result_G1(13),
      R => '0'
    );
\result_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(14),
      Q => result_G1(14),
      R => '0'
    );
\result_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(15),
      Q => result_G1(15),
      R => '0'
    );
\result_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(1),
      Q => result_G1(1),
      R => '0'
    );
\result_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(2),
      Q => result_G1(2),
      R => '0'
    );
\result_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(3),
      Q => result_G1(3),
      R => '0'
    );
\result_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(4),
      Q => result_G1(4),
      R => '0'
    );
\result_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(5),
      Q => result_G1(5),
      R => '0'
    );
\result_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(6),
      Q => result_G1(6),
      R => '0'
    );
\result_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(7),
      Q => result_G1(7),
      R => '0'
    );
\result_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(8),
      Q => result_G1(8),
      R => '0'
    );
\result_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(9),
      Q => result_G1(9),
      R => '0'
    );
\result_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(0),
      Q => result_G2(0),
      R => '0'
    );
\result_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(10),
      Q => result_G2(10),
      R => '0'
    );
\result_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(11),
      Q => result_G2(11),
      R => '0'
    );
\result_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(12),
      Q => result_G2(12),
      R => '0'
    );
\result_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(13),
      Q => result_G2(13),
      R => '0'
    );
\result_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(14),
      Q => result_G2(14),
      R => '0'
    );
\result_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(15),
      Q => result_G2(15),
      R => '0'
    );
\result_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(1),
      Q => result_G2(1),
      R => '0'
    );
\result_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(2),
      Q => result_G2(2),
      R => '0'
    );
\result_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(3),
      Q => result_G2(3),
      R => '0'
    );
\result_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(4),
      Q => result_G2(4),
      R => '0'
    );
\result_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(5),
      Q => result_G2(5),
      R => '0'
    );
\result_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(6),
      Q => result_G2(6),
      R => '0'
    );
\result_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(7),
      Q => result_G2(7),
      R => '0'
    );
\result_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(8),
      Q => result_G2(8),
      R => '0'
    );
\result_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(9),
      Q => result_G2(9),
      R => '0'
    );
\result_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(0),
      Q => result_H1(0),
      R => '0'
    );
\result_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(10),
      Q => result_H1(10),
      R => '0'
    );
\result_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(11),
      Q => result_H1(11),
      R => '0'
    );
\result_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(12),
      Q => result_H1(12),
      R => '0'
    );
\result_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(13),
      Q => result_H1(13),
      R => '0'
    );
\result_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(14),
      Q => result_H1(14),
      R => '0'
    );
\result_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(15),
      Q => result_H1(15),
      R => '0'
    );
\result_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(1),
      Q => result_H1(1),
      R => '0'
    );
\result_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(2),
      Q => result_H1(2),
      R => '0'
    );
\result_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(3),
      Q => result_H1(3),
      R => '0'
    );
\result_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(4),
      Q => result_H1(4),
      R => '0'
    );
\result_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(5),
      Q => result_H1(5),
      R => '0'
    );
\result_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(6),
      Q => result_H1(6),
      R => '0'
    );
\result_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(7),
      Q => result_H1(7),
      R => '0'
    );
\result_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(8),
      Q => result_H1(8),
      R => '0'
    );
\result_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(9),
      Q => result_H1(9),
      R => '0'
    );
\result_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(0),
      Q => result_H2(0),
      R => '0'
    );
\result_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(10),
      Q => result_H2(10),
      R => '0'
    );
\result_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(11),
      Q => result_H2(11),
      R => '0'
    );
\result_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(12),
      Q => result_H2(12),
      R => '0'
    );
\result_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(13),
      Q => result_H2(13),
      R => '0'
    );
\result_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(14),
      Q => result_H2(14),
      R => '0'
    );
\result_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(15),
      Q => result_H2(15),
      R => '0'
    );
\result_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(1),
      Q => result_H2(1),
      R => '0'
    );
\result_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(2),
      Q => result_H2(2),
      R => '0'
    );
\result_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(3),
      Q => result_H2(3),
      R => '0'
    );
\result_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(4),
      Q => result_H2(4),
      R => '0'
    );
\result_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(5),
      Q => result_H2(5),
      R => '0'
    );
\result_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(6),
      Q => result_H2(6),
      R => '0'
    );
\result_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(7),
      Q => result_H2(7),
      R => '0'
    );
\result_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(8),
      Q => result_H2(8),
      R => '0'
    );
\result_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(9),
      Q => result_H2(9),
      R => '0'
    );
\result_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(0),
      Q => result_I1(0),
      R => '0'
    );
\result_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(10),
      Q => result_I1(10),
      R => '0'
    );
\result_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(11),
      Q => result_I1(11),
      R => '0'
    );
\result_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(12),
      Q => result_I1(12),
      R => '0'
    );
\result_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(13),
      Q => result_I1(13),
      R => '0'
    );
\result_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(14),
      Q => result_I1(14),
      R => '0'
    );
\result_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(15),
      Q => result_I1(15),
      R => '0'
    );
\result_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(1),
      Q => result_I1(1),
      R => '0'
    );
\result_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(2),
      Q => result_I1(2),
      R => '0'
    );
\result_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(3),
      Q => result_I1(3),
      R => '0'
    );
\result_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(4),
      Q => result_I1(4),
      R => '0'
    );
\result_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(5),
      Q => result_I1(5),
      R => '0'
    );
\result_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(6),
      Q => result_I1(6),
      R => '0'
    );
\result_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(7),
      Q => result_I1(7),
      R => '0'
    );
\result_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(8),
      Q => result_I1(8),
      R => '0'
    );
\result_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(9),
      Q => result_I1(9),
      R => '0'
    );
\result_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(0),
      Q => result_I2(0),
      R => '0'
    );
\result_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(10),
      Q => result_I2(10),
      R => '0'
    );
\result_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(11),
      Q => result_I2(11),
      R => '0'
    );
\result_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(12),
      Q => result_I2(12),
      R => '0'
    );
\result_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(13),
      Q => result_I2(13),
      R => '0'
    );
\result_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(14),
      Q => result_I2(14),
      R => '0'
    );
\result_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(15),
      Q => result_I2(15),
      R => '0'
    );
\result_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(1),
      Q => result_I2(1),
      R => '0'
    );
\result_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(2),
      Q => result_I2(2),
      R => '0'
    );
\result_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(3),
      Q => result_I2(3),
      R => '0'
    );
\result_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(4),
      Q => result_I2(4),
      R => '0'
    );
\result_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(5),
      Q => result_I2(5),
      R => '0'
    );
\result_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(6),
      Q => result_I2(6),
      R => '0'
    );
\result_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(7),
      Q => result_I2(7),
      R => '0'
    );
\result_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(8),
      Q => result_I2(8),
      R => '0'
    );
\result_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(9),
      Q => result_I2(9),
      R => '0'
    );
\result_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(0),
      Q => result_J1(0),
      R => '0'
    );
\result_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(10),
      Q => result_J1(10),
      R => '0'
    );
\result_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(11),
      Q => result_J1(11),
      R => '0'
    );
\result_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(12),
      Q => result_J1(12),
      R => '0'
    );
\result_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(13),
      Q => result_J1(13),
      R => '0'
    );
\result_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(14),
      Q => result_J1(14),
      R => '0'
    );
\result_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(15),
      Q => result_J1(15),
      R => '0'
    );
\result_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(1),
      Q => result_J1(1),
      R => '0'
    );
\result_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(2),
      Q => result_J1(2),
      R => '0'
    );
\result_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(3),
      Q => result_J1(3),
      R => '0'
    );
\result_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(4),
      Q => result_J1(4),
      R => '0'
    );
\result_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(5),
      Q => result_J1(5),
      R => '0'
    );
\result_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(6),
      Q => result_J1(6),
      R => '0'
    );
\result_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(7),
      Q => result_J1(7),
      R => '0'
    );
\result_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(8),
      Q => result_J1(8),
      R => '0'
    );
\result_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(9),
      Q => result_J1(9),
      R => '0'
    );
\result_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(0),
      Q => result_J2(0),
      R => '0'
    );
\result_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(10),
      Q => result_J2(10),
      R => '0'
    );
\result_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(11),
      Q => result_J2(11),
      R => '0'
    );
\result_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(12),
      Q => result_J2(12),
      R => '0'
    );
\result_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(13),
      Q => result_J2(13),
      R => '0'
    );
\result_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(14),
      Q => result_J2(14),
      R => '0'
    );
\result_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(15),
      Q => result_J2(15),
      R => '0'
    );
\result_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(1),
      Q => result_J2(1),
      R => '0'
    );
\result_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(2),
      Q => result_J2(2),
      R => '0'
    );
\result_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(3),
      Q => result_J2(3),
      R => '0'
    );
\result_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(4),
      Q => result_J2(4),
      R => '0'
    );
\result_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(5),
      Q => result_J2(5),
      R => '0'
    );
\result_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(6),
      Q => result_J2(6),
      R => '0'
    );
\result_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(7),
      Q => result_J2(7),
      R => '0'
    );
\result_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(8),
      Q => result_J2(8),
      R => '0'
    );
\result_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(9),
      Q => result_J2(9),
      R => '0'
    );
\result_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(0),
      Q => result_K1(0),
      R => '0'
    );
\result_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(10),
      Q => result_K1(10),
      R => '0'
    );
\result_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(11),
      Q => result_K1(11),
      R => '0'
    );
\result_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(12),
      Q => result_K1(12),
      R => '0'
    );
\result_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(13),
      Q => result_K1(13),
      R => '0'
    );
\result_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(14),
      Q => result_K1(14),
      R => '0'
    );
\result_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(15),
      Q => result_K1(15),
      R => '0'
    );
\result_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(1),
      Q => result_K1(1),
      R => '0'
    );
\result_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(2),
      Q => result_K1(2),
      R => '0'
    );
\result_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(3),
      Q => result_K1(3),
      R => '0'
    );
\result_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(4),
      Q => result_K1(4),
      R => '0'
    );
\result_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(5),
      Q => result_K1(5),
      R => '0'
    );
\result_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(6),
      Q => result_K1(6),
      R => '0'
    );
\result_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(7),
      Q => result_K1(7),
      R => '0'
    );
\result_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(8),
      Q => result_K1(8),
      R => '0'
    );
\result_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(9),
      Q => result_K1(9),
      R => '0'
    );
\result_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(0),
      Q => result_K2(0),
      R => '0'
    );
\result_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(10),
      Q => result_K2(10),
      R => '0'
    );
\result_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(11),
      Q => result_K2(11),
      R => '0'
    );
\result_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(12),
      Q => result_K2(12),
      R => '0'
    );
\result_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(13),
      Q => result_K2(13),
      R => '0'
    );
\result_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(14),
      Q => result_K2(14),
      R => '0'
    );
\result_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(15),
      Q => result_K2(15),
      R => '0'
    );
\result_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(1),
      Q => result_K2(1),
      R => '0'
    );
\result_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(2),
      Q => result_K2(2),
      R => '0'
    );
\result_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(3),
      Q => result_K2(3),
      R => '0'
    );
\result_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(4),
      Q => result_K2(4),
      R => '0'
    );
\result_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(5),
      Q => result_K2(5),
      R => '0'
    );
\result_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(6),
      Q => result_K2(6),
      R => '0'
    );
\result_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(7),
      Q => result_K2(7),
      R => '0'
    );
\result_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(8),
      Q => result_K2(8),
      R => '0'
    );
\result_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(9),
      Q => result_K2(9),
      R => '0'
    );
\result_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(0),
      Q => result_L1(0),
      R => '0'
    );
\result_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(10),
      Q => result_L1(10),
      R => '0'
    );
\result_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(11),
      Q => result_L1(11),
      R => '0'
    );
\result_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(12),
      Q => result_L1(12),
      R => '0'
    );
\result_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(13),
      Q => result_L1(13),
      R => '0'
    );
\result_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(14),
      Q => result_L1(14),
      R => '0'
    );
\result_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(15),
      Q => result_L1(15),
      R => '0'
    );
\result_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(1),
      Q => result_L1(1),
      R => '0'
    );
\result_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(2),
      Q => result_L1(2),
      R => '0'
    );
\result_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(3),
      Q => result_L1(3),
      R => '0'
    );
\result_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(4),
      Q => result_L1(4),
      R => '0'
    );
\result_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(5),
      Q => result_L1(5),
      R => '0'
    );
\result_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(6),
      Q => result_L1(6),
      R => '0'
    );
\result_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(7),
      Q => result_L1(7),
      R => '0'
    );
\result_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(8),
      Q => result_L1(8),
      R => '0'
    );
\result_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(9),
      Q => result_L1(9),
      R => '0'
    );
\result_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(0),
      Q => result_L2(0),
      R => '0'
    );
\result_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(10),
      Q => result_L2(10),
      R => '0'
    );
\result_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(11),
      Q => result_L2(11),
      R => '0'
    );
\result_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(12),
      Q => result_L2(12),
      R => '0'
    );
\result_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(13),
      Q => result_L2(13),
      R => '0'
    );
\result_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(14),
      Q => result_L2(14),
      R => '0'
    );
\result_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(15),
      Q => result_L2(15),
      R => '0'
    );
\result_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(1),
      Q => result_L2(1),
      R => '0'
    );
\result_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(2),
      Q => result_L2(2),
      R => '0'
    );
\result_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(3),
      Q => result_L2(3),
      R => '0'
    );
\result_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(4),
      Q => result_L2(4),
      R => '0'
    );
\result_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(5),
      Q => result_L2(5),
      R => '0'
    );
\result_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(6),
      Q => result_L2(6),
      R => '0'
    );
\result_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(7),
      Q => result_L2(7),
      R => '0'
    );
\result_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(8),
      Q => result_L2(8),
      R => '0'
    );
\result_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(9),
      Q => result_L2(9),
      R => '0'
    );
\result_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(0),
      Q => result_M1(0),
      R => '0'
    );
\result_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(10),
      Q => result_M1(10),
      R => '0'
    );
\result_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(11),
      Q => result_M1(11),
      R => '0'
    );
\result_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(12),
      Q => result_M1(12),
      R => '0'
    );
\result_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(13),
      Q => result_M1(13),
      R => '0'
    );
\result_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(14),
      Q => result_M1(14),
      R => '0'
    );
\result_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(15),
      Q => result_M1(15),
      R => '0'
    );
\result_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(1),
      Q => result_M1(1),
      R => '0'
    );
\result_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(2),
      Q => result_M1(2),
      R => '0'
    );
\result_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(3),
      Q => result_M1(3),
      R => '0'
    );
\result_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(4),
      Q => result_M1(4),
      R => '0'
    );
\result_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(5),
      Q => result_M1(5),
      R => '0'
    );
\result_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(6),
      Q => result_M1(6),
      R => '0'
    );
\result_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(7),
      Q => result_M1(7),
      R => '0'
    );
\result_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(8),
      Q => result_M1(8),
      R => '0'
    );
\result_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(9),
      Q => result_M1(9),
      R => '0'
    );
\result_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(0),
      Q => result_M2(0),
      R => '0'
    );
\result_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(10),
      Q => result_M2(10),
      R => '0'
    );
\result_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(11),
      Q => result_M2(11),
      R => '0'
    );
\result_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(12),
      Q => result_M2(12),
      R => '0'
    );
\result_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(13),
      Q => result_M2(13),
      R => '0'
    );
\result_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(14),
      Q => result_M2(14),
      R => '0'
    );
\result_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(15),
      Q => result_M2(15),
      R => '0'
    );
\result_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(1),
      Q => result_M2(1),
      R => '0'
    );
\result_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(2),
      Q => result_M2(2),
      R => '0'
    );
\result_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(3),
      Q => result_M2(3),
      R => '0'
    );
\result_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(4),
      Q => result_M2(4),
      R => '0'
    );
\result_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(5),
      Q => result_M2(5),
      R => '0'
    );
\result_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(6),
      Q => result_M2(6),
      R => '0'
    );
\result_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(7),
      Q => result_M2(7),
      R => '0'
    );
\result_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(8),
      Q => result_M2(8),
      R => '0'
    );
\result_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(9),
      Q => result_M2(9),
      R => '0'
    );
\result_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(0),
      Q => result_N1(0),
      R => '0'
    );
\result_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(10),
      Q => result_N1(10),
      R => '0'
    );
\result_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(11),
      Q => result_N1(11),
      R => '0'
    );
\result_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(12),
      Q => result_N1(12),
      R => '0'
    );
\result_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(13),
      Q => result_N1(13),
      R => '0'
    );
\result_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(14),
      Q => result_N1(14),
      R => '0'
    );
\result_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(15),
      Q => result_N1(15),
      R => '0'
    );
\result_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(1),
      Q => result_N1(1),
      R => '0'
    );
\result_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(2),
      Q => result_N1(2),
      R => '0'
    );
\result_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(3),
      Q => result_N1(3),
      R => '0'
    );
\result_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(4),
      Q => result_N1(4),
      R => '0'
    );
\result_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(5),
      Q => result_N1(5),
      R => '0'
    );
\result_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(6),
      Q => result_N1(6),
      R => '0'
    );
\result_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(7),
      Q => result_N1(7),
      R => '0'
    );
\result_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(8),
      Q => result_N1(8),
      R => '0'
    );
\result_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(9),
      Q => result_N1(9),
      R => '0'
    );
\result_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(0),
      Q => result_N2(0),
      R => '0'
    );
\result_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(10),
      Q => result_N2(10),
      R => '0'
    );
\result_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(11),
      Q => result_N2(11),
      R => '0'
    );
\result_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(12),
      Q => result_N2(12),
      R => '0'
    );
\result_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(13),
      Q => result_N2(13),
      R => '0'
    );
\result_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(14),
      Q => result_N2(14),
      R => '0'
    );
\result_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(15),
      Q => result_N2(15),
      R => '0'
    );
\result_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(1),
      Q => result_N2(1),
      R => '0'
    );
\result_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(2),
      Q => result_N2(2),
      R => '0'
    );
\result_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(3),
      Q => result_N2(3),
      R => '0'
    );
\result_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(4),
      Q => result_N2(4),
      R => '0'
    );
\result_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(5),
      Q => result_N2(5),
      R => '0'
    );
\result_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(6),
      Q => result_N2(6),
      R => '0'
    );
\result_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(7),
      Q => result_N2(7),
      R => '0'
    );
\result_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(8),
      Q => result_N2(8),
      R => '0'
    );
\result_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(9),
      Q => result_N2(9),
      R => '0'
    );
\result_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(0),
      Q => result_O1(0),
      R => '0'
    );
\result_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(10),
      Q => result_O1(10),
      R => '0'
    );
\result_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(11),
      Q => result_O1(11),
      R => '0'
    );
\result_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(12),
      Q => result_O1(12),
      R => '0'
    );
\result_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(13),
      Q => result_O1(13),
      R => '0'
    );
\result_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(14),
      Q => result_O1(14),
      R => '0'
    );
\result_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(15),
      Q => result_O1(15),
      R => '0'
    );
\result_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(1),
      Q => result_O1(1),
      R => '0'
    );
\result_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(2),
      Q => result_O1(2),
      R => '0'
    );
\result_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(3),
      Q => result_O1(3),
      R => '0'
    );
\result_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(4),
      Q => result_O1(4),
      R => '0'
    );
\result_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(5),
      Q => result_O1(5),
      R => '0'
    );
\result_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(6),
      Q => result_O1(6),
      R => '0'
    );
\result_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(7),
      Q => result_O1(7),
      R => '0'
    );
\result_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(8),
      Q => result_O1(8),
      R => '0'
    );
\result_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(9),
      Q => result_O1(9),
      R => '0'
    );
\result_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(0),
      Q => result_O2(0),
      R => '0'
    );
\result_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(10),
      Q => result_O2(10),
      R => '0'
    );
\result_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(11),
      Q => result_O2(11),
      R => '0'
    );
\result_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(12),
      Q => result_O2(12),
      R => '0'
    );
\result_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(13),
      Q => result_O2(13),
      R => '0'
    );
\result_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(14),
      Q => result_O2(14),
      R => '0'
    );
\result_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(15),
      Q => result_O2(15),
      R => '0'
    );
\result_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(1),
      Q => result_O2(1),
      R => '0'
    );
\result_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(2),
      Q => result_O2(2),
      R => '0'
    );
\result_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(3),
      Q => result_O2(3),
      R => '0'
    );
\result_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(4),
      Q => result_O2(4),
      R => '0'
    );
\result_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(5),
      Q => result_O2(5),
      R => '0'
    );
\result_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(6),
      Q => result_O2(6),
      R => '0'
    );
\result_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(7),
      Q => result_O2(7),
      R => '0'
    );
\result_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(8),
      Q => result_O2(8),
      R => '0'
    );
\result_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(9),
      Q => result_O2(9),
      R => '0'
    );
\result_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(0),
      Q => result_P1(0),
      R => '0'
    );
\result_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(10),
      Q => result_P1(10),
      R => '0'
    );
\result_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(11),
      Q => result_P1(11),
      R => '0'
    );
\result_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(12),
      Q => result_P1(12),
      R => '0'
    );
\result_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(13),
      Q => result_P1(13),
      R => '0'
    );
\result_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(14),
      Q => result_P1(14),
      R => '0'
    );
\result_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(15),
      Q => result_P1(15),
      R => '0'
    );
\result_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(1),
      Q => result_P1(1),
      R => '0'
    );
\result_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(2),
      Q => result_P1(2),
      R => '0'
    );
\result_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(3),
      Q => result_P1(3),
      R => '0'
    );
\result_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(4),
      Q => result_P1(4),
      R => '0'
    );
\result_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(5),
      Q => result_P1(5),
      R => '0'
    );
\result_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(6),
      Q => result_P1(6),
      R => '0'
    );
\result_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(7),
      Q => result_P1(7),
      R => '0'
    );
\result_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(8),
      Q => result_P1(8),
      R => '0'
    );
\result_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(9),
      Q => result_P1(9),
      R => '0'
    );
\result_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(0),
      Q => result_P2(0),
      R => '0'
    );
\result_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(10),
      Q => result_P2(10),
      R => '0'
    );
\result_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(11),
      Q => result_P2(11),
      R => '0'
    );
\result_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(12),
      Q => result_P2(12),
      R => '0'
    );
\result_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(13),
      Q => result_P2(13),
      R => '0'
    );
\result_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(14),
      Q => result_P2(14),
      R => '0'
    );
\result_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(15),
      Q => result_P2(15),
      R => '0'
    );
\result_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(1),
      Q => result_P2(1),
      R => '0'
    );
\result_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(2),
      Q => result_P2(2),
      R => '0'
    );
\result_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(3),
      Q => result_P2(3),
      R => '0'
    );
\result_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(4),
      Q => result_P2(4),
      R => '0'
    );
\result_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(5),
      Q => result_P2(5),
      R => '0'
    );
\result_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(6),
      Q => result_P2(6),
      R => '0'
    );
\result_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(7),
      Q => result_P2(7),
      R => '0'
    );
\result_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(8),
      Q => result_P2(8),
      R => '0'
    );
\result_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(9),
      Q => result_P2(9),
      R => '0'
    );
\rhd_data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[0]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[0]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[0]_i_4_n_0\,
      O => rhd_data_out(0)
    );
\rhd_data_out[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[0]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[0]_i_14_n_0\
    );
\rhd_data_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(0),
      I1 => result_DDR_M2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_M2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(0),
      O => \rhd_data_out[0]_i_15_n_0\
    );
\rhd_data_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(0),
      I1 => result_DDR_N2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_N2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(0),
      O => \rhd_data_out[0]_i_16_n_0\
    );
\rhd_data_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(0),
      I1 => result_DDR_K2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_K2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(0),
      O => \rhd_data_out[0]_i_17_n_0\
    );
\rhd_data_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(0),
      I1 => result_DDR_L2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_L2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(0),
      O => \rhd_data_out[0]_i_18_n_0\
    );
\rhd_data_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(0),
      I1 => result_DDR_I2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_I2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(0),
      O => \rhd_data_out[0]_i_19_n_0\
    );
\rhd_data_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[0]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[0]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[0]_i_2_n_0\
    );
\rhd_data_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(0),
      I1 => result_DDR_J2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_J2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(0),
      O => \rhd_data_out[0]_i_20_n_0\
    );
\rhd_data_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(0),
      I1 => result_DDR_G2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_G2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(0),
      O => \rhd_data_out[0]_i_21_n_0\
    );
\rhd_data_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(0),
      I1 => result_DDR_H2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_H2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(0),
      O => \rhd_data_out[0]_i_22_n_0\
    );
\rhd_data_out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(0),
      I1 => result_DDR_E2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(0),
      O => \rhd_data_out[0]_i_23_n_0\
    );
\rhd_data_out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(0),
      I1 => result_DDR_F2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(0),
      O => \rhd_data_out[0]_i_24_n_0\
    );
\rhd_data_out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(0),
      I1 => result_DDR_C2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(0),
      O => \rhd_data_out[0]_i_25_n_0\
    );
\rhd_data_out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(0),
      I1 => result_DDR_D2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(0),
      O => \rhd_data_out[0]_i_26_n_0\
    );
\rhd_data_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(0),
      I1 => result_DDR_A2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(0),
      O => \rhd_data_out[0]_i_27_n_0\
    );
\rhd_data_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(0),
      I1 => result_DDR_B2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(0),
      O => \rhd_data_out[0]_i_28_n_0\
    );
\rhd_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_7_n_0\,
      I1 => \rhd_data_out_reg[0]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[0]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[0]_i_10_n_0\,
      O => \rhd_data_out[0]_i_3_n_0\
    );
\rhd_data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_11_n_0\,
      I1 => \rhd_data_out_reg[0]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[0]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[0]_i_14_n_0\,
      O => \rhd_data_out[0]_i_4_n_0\
    );
\rhd_data_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(0),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(0),
      O => \rhd_data_out[0]_i_5_n_0\
    );
\rhd_data_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(0),
      I1 => result_DDR_O2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(0),
      O => \rhd_data_out[0]_i_6_n_0\
    );
\rhd_data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[10]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[10]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[10]_i_4_n_0\,
      O => rhd_data_out(10)
    );
\rhd_data_out[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[10]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[10]_i_14_n_0\
    );
\rhd_data_out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(10),
      I1 => result_DDR_M2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(10),
      O => \rhd_data_out[10]_i_15_n_0\
    );
\rhd_data_out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(10),
      I1 => result_DDR_N2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(10),
      O => \rhd_data_out[10]_i_16_n_0\
    );
\rhd_data_out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(10),
      I1 => result_DDR_K2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(10),
      O => \rhd_data_out[10]_i_17_n_0\
    );
\rhd_data_out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(10),
      I1 => result_DDR_L2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(10),
      O => \rhd_data_out[10]_i_18_n_0\
    );
\rhd_data_out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(10),
      I1 => result_DDR_I2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(10),
      O => \rhd_data_out[10]_i_19_n_0\
    );
\rhd_data_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[10]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[10]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[10]_i_2_n_0\
    );
\rhd_data_out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(10),
      I1 => result_DDR_J2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(10),
      O => \rhd_data_out[10]_i_20_n_0\
    );
\rhd_data_out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(10),
      I1 => result_DDR_G2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(10),
      O => \rhd_data_out[10]_i_21_n_0\
    );
\rhd_data_out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(10),
      I1 => result_DDR_H2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(10),
      O => \rhd_data_out[10]_i_22_n_0\
    );
\rhd_data_out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(10),
      I1 => result_DDR_E2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(10),
      O => \rhd_data_out[10]_i_23_n_0\
    );
\rhd_data_out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(10),
      I1 => result_DDR_F2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(10),
      O => \rhd_data_out[10]_i_24_n_0\
    );
\rhd_data_out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(10),
      I1 => result_DDR_C2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(10),
      O => \rhd_data_out[10]_i_25_n_0\
    );
\rhd_data_out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(10),
      I1 => result_DDR_D2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(10),
      O => \rhd_data_out[10]_i_26_n_0\
    );
\rhd_data_out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(10),
      I1 => result_DDR_A2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(10),
      O => \rhd_data_out[10]_i_27_n_0\
    );
\rhd_data_out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(10),
      I1 => result_DDR_B2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(10),
      O => \rhd_data_out[10]_i_28_n_0\
    );
\rhd_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_7_n_0\,
      I1 => \rhd_data_out_reg[10]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[10]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[10]_i_10_n_0\,
      O => \rhd_data_out[10]_i_3_n_0\
    );
\rhd_data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_11_n_0\,
      I1 => \rhd_data_out_reg[10]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[10]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[10]_i_14_n_0\,
      O => \rhd_data_out[10]_i_4_n_0\
    );
\rhd_data_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(10),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(10),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(10),
      O => \rhd_data_out[10]_i_5_n_0\
    );
\rhd_data_out[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(10),
      I1 => result_DDR_O2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(10),
      O => \rhd_data_out[10]_i_6_n_0\
    );
\rhd_data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[11]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[11]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[11]_i_4_n_0\,
      O => rhd_data_out(11)
    );
\rhd_data_out[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[11]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[11]_i_14_n_0\
    );
\rhd_data_out[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(11),
      I1 => result_DDR_M2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(11),
      O => \rhd_data_out[11]_i_15_n_0\
    );
\rhd_data_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(11),
      I1 => result_DDR_N2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(11),
      O => \rhd_data_out[11]_i_16_n_0\
    );
\rhd_data_out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(11),
      I1 => result_DDR_K2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(11),
      O => \rhd_data_out[11]_i_17_n_0\
    );
\rhd_data_out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(11),
      I1 => result_DDR_L2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(11),
      O => \rhd_data_out[11]_i_18_n_0\
    );
\rhd_data_out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(11),
      I1 => result_DDR_I2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(11),
      O => \rhd_data_out[11]_i_19_n_0\
    );
\rhd_data_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[11]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[11]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[11]_i_2_n_0\
    );
\rhd_data_out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(11),
      I1 => result_DDR_J2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(11),
      O => \rhd_data_out[11]_i_20_n_0\
    );
\rhd_data_out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(11),
      I1 => result_DDR_G2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(11),
      O => \rhd_data_out[11]_i_21_n_0\
    );
\rhd_data_out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(11),
      I1 => result_DDR_H2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(11),
      O => \rhd_data_out[11]_i_22_n_0\
    );
\rhd_data_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(11),
      I1 => result_DDR_E2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(11),
      O => \rhd_data_out[11]_i_23_n_0\
    );
\rhd_data_out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(11),
      I1 => result_DDR_F2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(11),
      O => \rhd_data_out[11]_i_24_n_0\
    );
\rhd_data_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(11),
      I1 => result_DDR_C2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(11),
      O => \rhd_data_out[11]_i_25_n_0\
    );
\rhd_data_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(11),
      I1 => result_DDR_D2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(11),
      O => \rhd_data_out[11]_i_26_n_0\
    );
\rhd_data_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(11),
      I1 => result_DDR_A2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(11),
      O => \rhd_data_out[11]_i_27_n_0\
    );
\rhd_data_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(11),
      I1 => result_DDR_B2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(11),
      O => \rhd_data_out[11]_i_28_n_0\
    );
\rhd_data_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[11]_i_29_n_0\
    );
\rhd_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_7_n_0\,
      I1 => \rhd_data_out_reg[11]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[11]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[11]_i_10_n_0\,
      O => \rhd_data_out[11]_i_3_n_0\
    );
\rhd_data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_11_n_0\,
      I1 => \rhd_data_out_reg[11]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[11]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[11]_i_14_n_0\,
      O => \rhd_data_out[11]_i_4_n_0\
    );
\rhd_data_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(11),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(11),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(11),
      O => \rhd_data_out[11]_i_5_n_0\
    );
\rhd_data_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(11),
      I1 => result_DDR_O2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(11),
      O => \rhd_data_out[11]_i_6_n_0\
    );
\rhd_data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[12]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[12]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[12]_i_4_n_0\,
      O => rhd_data_out(12)
    );
\rhd_data_out[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[12]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[12]_i_14_n_0\
    );
\rhd_data_out[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(12),
      I1 => result_DDR_M2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(12),
      O => \rhd_data_out[12]_i_15_n_0\
    );
\rhd_data_out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(12),
      I1 => result_DDR_N2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(12),
      O => \rhd_data_out[12]_i_16_n_0\
    );
\rhd_data_out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(12),
      I1 => result_DDR_K2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(12),
      O => \rhd_data_out[12]_i_17_n_0\
    );
\rhd_data_out[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(12),
      I1 => result_DDR_L2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(12),
      O => \rhd_data_out[12]_i_18_n_0\
    );
\rhd_data_out[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(12),
      I1 => result_DDR_I2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(12),
      O => \rhd_data_out[12]_i_19_n_0\
    );
\rhd_data_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[12]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[12]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[12]_i_2_n_0\
    );
\rhd_data_out[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(12),
      I1 => result_DDR_J2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(12),
      O => \rhd_data_out[12]_i_20_n_0\
    );
\rhd_data_out[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(12),
      I1 => result_DDR_G2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(12),
      O => \rhd_data_out[12]_i_21_n_0\
    );
\rhd_data_out[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(12),
      I1 => result_DDR_H2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(12),
      O => \rhd_data_out[12]_i_22_n_0\
    );
\rhd_data_out[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(12),
      I1 => result_DDR_E2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(12),
      O => \rhd_data_out[12]_i_23_n_0\
    );
\rhd_data_out[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(12),
      I1 => result_DDR_F2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(12),
      O => \rhd_data_out[12]_i_24_n_0\
    );
\rhd_data_out[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(12),
      I1 => result_DDR_C2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(12),
      O => \rhd_data_out[12]_i_25_n_0\
    );
\rhd_data_out[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(12),
      I1 => result_DDR_D2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(12),
      O => \rhd_data_out[12]_i_26_n_0\
    );
\rhd_data_out[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(12),
      I1 => result_DDR_A2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(12),
      O => \rhd_data_out[12]_i_27_n_0\
    );
\rhd_data_out[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(12),
      I1 => result_DDR_B2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(12),
      O => \rhd_data_out[12]_i_28_n_0\
    );
\rhd_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_7_n_0\,
      I1 => \rhd_data_out_reg[12]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[12]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[12]_i_10_n_0\,
      O => \rhd_data_out[12]_i_3_n_0\
    );
\rhd_data_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_11_n_0\,
      I1 => \rhd_data_out_reg[12]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[12]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[12]_i_14_n_0\,
      O => \rhd_data_out[12]_i_4_n_0\
    );
\rhd_data_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(12),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(12),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(12),
      O => \rhd_data_out[12]_i_5_n_0\
    );
\rhd_data_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(12),
      I1 => result_DDR_O2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(12),
      O => \rhd_data_out[12]_i_6_n_0\
    );
\rhd_data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[13]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[13]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[13]_i_4_n_0\,
      O => rhd_data_out(13)
    );
\rhd_data_out[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[13]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[13]_i_14_n_0\
    );
\rhd_data_out[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(13),
      I1 => result_DDR_M2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(13),
      O => \rhd_data_out[13]_i_15_n_0\
    );
\rhd_data_out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(13),
      I1 => result_DDR_N2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(13),
      O => \rhd_data_out[13]_i_16_n_0\
    );
\rhd_data_out[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(13),
      I1 => result_DDR_K2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(13),
      O => \rhd_data_out[13]_i_17_n_0\
    );
\rhd_data_out[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(13),
      I1 => result_DDR_L2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(13),
      O => \rhd_data_out[13]_i_18_n_0\
    );
\rhd_data_out[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(13),
      I1 => result_DDR_I2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(13),
      O => \rhd_data_out[13]_i_19_n_0\
    );
\rhd_data_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[13]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[13]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[13]_i_2_n_0\
    );
\rhd_data_out[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(13),
      I1 => result_DDR_J2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(13),
      O => \rhd_data_out[13]_i_20_n_0\
    );
\rhd_data_out[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(13),
      I1 => result_DDR_G2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(13),
      O => \rhd_data_out[13]_i_21_n_0\
    );
\rhd_data_out[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(13),
      I1 => result_DDR_H2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(13),
      O => \rhd_data_out[13]_i_22_n_0\
    );
\rhd_data_out[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(13),
      I1 => result_DDR_E2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(13),
      O => \rhd_data_out[13]_i_23_n_0\
    );
\rhd_data_out[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(13),
      I1 => result_DDR_F2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(13),
      O => \rhd_data_out[13]_i_24_n_0\
    );
\rhd_data_out[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(13),
      I1 => result_DDR_C2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(13),
      O => \rhd_data_out[13]_i_25_n_0\
    );
\rhd_data_out[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(13),
      I1 => result_DDR_D2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(13),
      O => \rhd_data_out[13]_i_26_n_0\
    );
\rhd_data_out[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(13),
      I1 => result_DDR_A2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(13),
      O => \rhd_data_out[13]_i_27_n_0\
    );
\rhd_data_out[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(13),
      I1 => result_DDR_B2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(13),
      O => \rhd_data_out[13]_i_28_n_0\
    );
\rhd_data_out[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[13]_i_29_n_0\
    );
\rhd_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_7_n_0\,
      I1 => \rhd_data_out_reg[13]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[13]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[13]_i_10_n_0\,
      O => \rhd_data_out[13]_i_3_n_0\
    );
\rhd_data_out[13]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[3]\,
      O => \rhd_data_out[13]_i_30_n_0\
    );
\rhd_data_out[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[5]\,
      O => \rhd_data_out[13]_i_31_n_0\
    );
\rhd_data_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_11_n_0\,
      I1 => \rhd_data_out_reg[13]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[13]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[13]_i_14_n_0\,
      O => \rhd_data_out[13]_i_4_n_0\
    );
\rhd_data_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(13),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(13),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(13),
      O => \rhd_data_out[13]_i_5_n_0\
    );
\rhd_data_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(13),
      I1 => result_DDR_O2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(13),
      O => \rhd_data_out[13]_i_6_n_0\
    );
\rhd_data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[14]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[14]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[14]_i_4_n_0\,
      O => rhd_data_out(14)
    );
\rhd_data_out[14]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[14]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[14]_i_14_n_0\
    );
\rhd_data_out[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(14),
      I1 => result_DDR_M2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(14),
      O => \rhd_data_out[14]_i_15_n_0\
    );
\rhd_data_out[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(14),
      I1 => result_DDR_N2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(14),
      O => \rhd_data_out[14]_i_16_n_0\
    );
\rhd_data_out[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(14),
      I1 => result_DDR_K2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(14),
      O => \rhd_data_out[14]_i_17_n_0\
    );
\rhd_data_out[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(14),
      I1 => result_DDR_L2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(14),
      O => \rhd_data_out[14]_i_18_n_0\
    );
\rhd_data_out[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(14),
      I1 => result_DDR_I2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(14),
      O => \rhd_data_out[14]_i_19_n_0\
    );
\rhd_data_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[14]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[14]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[14]_i_2_n_0\
    );
\rhd_data_out[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(14),
      I1 => result_DDR_J2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(14),
      O => \rhd_data_out[14]_i_20_n_0\
    );
\rhd_data_out[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(14),
      I1 => result_DDR_G2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(14),
      O => \rhd_data_out[14]_i_21_n_0\
    );
\rhd_data_out[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(14),
      I1 => result_DDR_H2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(14),
      O => \rhd_data_out[14]_i_22_n_0\
    );
\rhd_data_out[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(14),
      I1 => result_DDR_E2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(14),
      O => \rhd_data_out[14]_i_23_n_0\
    );
\rhd_data_out[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(14),
      I1 => result_DDR_F2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(14),
      O => \rhd_data_out[14]_i_24_n_0\
    );
\rhd_data_out[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(14),
      I1 => result_DDR_C2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(14),
      O => \rhd_data_out[14]_i_25_n_0\
    );
\rhd_data_out[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(14),
      I1 => result_DDR_D2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(14),
      O => \rhd_data_out[14]_i_26_n_0\
    );
\rhd_data_out[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(14),
      I1 => result_DDR_A2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(14),
      O => \rhd_data_out[14]_i_27_n_0\
    );
\rhd_data_out[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(14),
      I1 => result_DDR_B2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(14),
      O => \rhd_data_out[14]_i_28_n_0\
    );
\rhd_data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_7_n_0\,
      I1 => \rhd_data_out_reg[14]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[14]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[14]_i_10_n_0\,
      O => \rhd_data_out[14]_i_3_n_0\
    );
\rhd_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_11_n_0\,
      I1 => \rhd_data_out_reg[14]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[14]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[14]_i_14_n_0\,
      O => \rhd_data_out[14]_i_4_n_0\
    );
\rhd_data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(14),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(14),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(14),
      O => \rhd_data_out[14]_i_5_n_0\
    );
\rhd_data_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(14),
      I1 => result_DDR_O2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(14),
      O => \rhd_data_out[14]_i_6_n_0\
    );
\rhd_data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[15]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[15]_i_4_n_0\,
      O => rhd_data_out(15)
    );
\rhd_data_out[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[15]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[15]_i_14_n_0\
    );
\rhd_data_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(15),
      I1 => result_DDR_M2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(15),
      O => \rhd_data_out[15]_i_15_n_0\
    );
\rhd_data_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(15),
      I1 => result_DDR_N2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(15),
      O => \rhd_data_out[15]_i_16_n_0\
    );
\rhd_data_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(15),
      I1 => result_DDR_K2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(15),
      O => \rhd_data_out[15]_i_17_n_0\
    );
\rhd_data_out[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(15),
      I1 => result_DDR_L2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(15),
      O => \rhd_data_out[15]_i_18_n_0\
    );
\rhd_data_out[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(15),
      I1 => result_DDR_I2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(15),
      O => \rhd_data_out[15]_i_19_n_0\
    );
\rhd_data_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[15]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[15]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[15]_i_2_n_0\
    );
\rhd_data_out[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(15),
      I1 => result_DDR_J2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(15),
      O => \rhd_data_out[15]_i_20_n_0\
    );
\rhd_data_out[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(15),
      I1 => result_DDR_G2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(15),
      O => \rhd_data_out[15]_i_21_n_0\
    );
\rhd_data_out[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(15),
      I1 => result_DDR_H2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(15),
      O => \rhd_data_out[15]_i_22_n_0\
    );
\rhd_data_out[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(15),
      I1 => result_DDR_E2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(15),
      O => \rhd_data_out[15]_i_23_n_0\
    );
\rhd_data_out[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(15),
      I1 => result_DDR_F2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(15),
      O => \rhd_data_out[15]_i_24_n_0\
    );
\rhd_data_out[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(15),
      I1 => result_DDR_C2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(15),
      O => \rhd_data_out[15]_i_25_n_0\
    );
\rhd_data_out[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(15),
      I1 => result_DDR_D2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(15),
      O => \rhd_data_out[15]_i_26_n_0\
    );
\rhd_data_out[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(15),
      I1 => result_DDR_A2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(15),
      O => \rhd_data_out[15]_i_27_n_0\
    );
\rhd_data_out[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(15),
      I1 => result_DDR_B2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(15),
      O => \rhd_data_out[15]_i_28_n_0\
    );
\rhd_data_out[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \rhd_data_out[15]_i_29_n_0\
    );
\rhd_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_7_n_0\,
      I1 => \rhd_data_out_reg[15]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[15]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[15]_i_10_n_0\,
      O => \rhd_data_out[15]_i_3_n_0\
    );
\rhd_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_11_n_0\,
      I1 => \rhd_data_out_reg[15]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[15]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[15]_i_14_n_0\,
      O => \rhd_data_out[15]_i_4_n_0\
    );
\rhd_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(15),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(15),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(15),
      O => \rhd_data_out[15]_i_5_n_0\
    );
\rhd_data_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(15),
      I1 => result_DDR_O2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(15),
      O => \rhd_data_out[15]_i_6_n_0\
    );
\rhd_data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[1]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[1]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[1]_i_4_n_0\,
      O => rhd_data_out(1)
    );
\rhd_data_out[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[1]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[1]_i_14_n_0\
    );
\rhd_data_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(1),
      I1 => result_DDR_M2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(1),
      O => \rhd_data_out[1]_i_15_n_0\
    );
\rhd_data_out[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(1),
      I1 => result_DDR_N2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(1),
      O => \rhd_data_out[1]_i_16_n_0\
    );
\rhd_data_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(1),
      I1 => result_DDR_K2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(1),
      O => \rhd_data_out[1]_i_17_n_0\
    );
\rhd_data_out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(1),
      I1 => result_DDR_L2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(1),
      O => \rhd_data_out[1]_i_18_n_0\
    );
\rhd_data_out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(1),
      I1 => result_DDR_I2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(1),
      O => \rhd_data_out[1]_i_19_n_0\
    );
\rhd_data_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[1]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[1]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[1]_i_2_n_0\
    );
\rhd_data_out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(1),
      I1 => result_DDR_J2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(1),
      O => \rhd_data_out[1]_i_20_n_0\
    );
\rhd_data_out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(1),
      I1 => result_DDR_G2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(1),
      O => \rhd_data_out[1]_i_21_n_0\
    );
\rhd_data_out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(1),
      I1 => result_DDR_H2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(1),
      O => \rhd_data_out[1]_i_22_n_0\
    );
\rhd_data_out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(1),
      I1 => result_DDR_E2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(1),
      O => \rhd_data_out[1]_i_23_n_0\
    );
\rhd_data_out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(1),
      I1 => result_DDR_F2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(1),
      O => \rhd_data_out[1]_i_24_n_0\
    );
\rhd_data_out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(1),
      I1 => result_DDR_C2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(1),
      O => \rhd_data_out[1]_i_25_n_0\
    );
\rhd_data_out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(1),
      I1 => result_DDR_D2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(1),
      O => \rhd_data_out[1]_i_26_n_0\
    );
\rhd_data_out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(1),
      I1 => result_DDR_A2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(1),
      O => \rhd_data_out[1]_i_27_n_0\
    );
\rhd_data_out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(1),
      I1 => result_DDR_B2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(1),
      O => \rhd_data_out[1]_i_28_n_0\
    );
\rhd_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_7_n_0\,
      I1 => \rhd_data_out_reg[1]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[1]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[1]_i_10_n_0\,
      O => \rhd_data_out[1]_i_3_n_0\
    );
\rhd_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_11_n_0\,
      I1 => \rhd_data_out_reg[1]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[1]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[1]_i_14_n_0\,
      O => \rhd_data_out[1]_i_4_n_0\
    );
\rhd_data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(1),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(1),
      O => \rhd_data_out[1]_i_5_n_0\
    );
\rhd_data_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(1),
      I1 => result_DDR_O2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(1),
      O => \rhd_data_out[1]_i_6_n_0\
    );
\rhd_data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[2]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[2]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[2]_i_4_n_0\,
      O => rhd_data_out(2)
    );
\rhd_data_out[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[2]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[2]_i_14_n_0\
    );
\rhd_data_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(2),
      I1 => result_DDR_M2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(2),
      O => \rhd_data_out[2]_i_15_n_0\
    );
\rhd_data_out[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(2),
      I1 => result_DDR_N2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(2),
      O => \rhd_data_out[2]_i_16_n_0\
    );
\rhd_data_out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(2),
      I1 => result_DDR_K2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(2),
      O => \rhd_data_out[2]_i_17_n_0\
    );
\rhd_data_out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(2),
      I1 => result_DDR_L2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(2),
      O => \rhd_data_out[2]_i_18_n_0\
    );
\rhd_data_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(2),
      I1 => result_DDR_I2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(2),
      O => \rhd_data_out[2]_i_19_n_0\
    );
\rhd_data_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[2]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[2]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[2]_i_2_n_0\
    );
\rhd_data_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(2),
      I1 => result_DDR_J2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(2),
      O => \rhd_data_out[2]_i_20_n_0\
    );
\rhd_data_out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(2),
      I1 => result_DDR_G2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(2),
      O => \rhd_data_out[2]_i_21_n_0\
    );
\rhd_data_out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(2),
      I1 => result_DDR_H2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(2),
      O => \rhd_data_out[2]_i_22_n_0\
    );
\rhd_data_out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(2),
      I1 => result_DDR_E2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(2),
      O => \rhd_data_out[2]_i_23_n_0\
    );
\rhd_data_out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(2),
      I1 => result_DDR_F2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(2),
      O => \rhd_data_out[2]_i_24_n_0\
    );
\rhd_data_out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(2),
      I1 => result_DDR_C2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(2),
      O => \rhd_data_out[2]_i_25_n_0\
    );
\rhd_data_out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(2),
      I1 => result_DDR_D2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(2),
      O => \rhd_data_out[2]_i_26_n_0\
    );
\rhd_data_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(2),
      I1 => result_DDR_A2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(2),
      O => \rhd_data_out[2]_i_27_n_0\
    );
\rhd_data_out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(2),
      I1 => result_DDR_B2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(2),
      O => \rhd_data_out[2]_i_28_n_0\
    );
\rhd_data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_7_n_0\,
      I1 => \rhd_data_out_reg[2]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[2]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[2]_i_10_n_0\,
      O => \rhd_data_out[2]_i_3_n_0\
    );
\rhd_data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_11_n_0\,
      I1 => \rhd_data_out_reg[2]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[2]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[2]_i_14_n_0\,
      O => \rhd_data_out[2]_i_4_n_0\
    );
\rhd_data_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(2),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(2),
      O => \rhd_data_out[2]_i_5_n_0\
    );
\rhd_data_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(2),
      I1 => result_DDR_O2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(2),
      O => \rhd_data_out[2]_i_6_n_0\
    );
\rhd_data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[3]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[3]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[3]_i_4_n_0\,
      O => rhd_data_out(3)
    );
\rhd_data_out[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[3]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[3]_i_14_n_0\
    );
\rhd_data_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(3),
      I1 => result_DDR_M2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(3),
      O => \rhd_data_out[3]_i_15_n_0\
    );
\rhd_data_out[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(3),
      I1 => result_DDR_N2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(3),
      O => \rhd_data_out[3]_i_16_n_0\
    );
\rhd_data_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(3),
      I1 => result_DDR_K2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(3),
      O => \rhd_data_out[3]_i_17_n_0\
    );
\rhd_data_out[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(3),
      I1 => result_DDR_L2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(3),
      O => \rhd_data_out[3]_i_18_n_0\
    );
\rhd_data_out[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(3),
      I1 => result_DDR_I2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(3),
      O => \rhd_data_out[3]_i_19_n_0\
    );
\rhd_data_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[3]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[3]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \rhd_data_out[3]_i_2_n_0\
    );
\rhd_data_out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(3),
      I1 => result_DDR_J2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(3),
      O => \rhd_data_out[3]_i_20_n_0\
    );
\rhd_data_out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(3),
      I1 => result_DDR_G2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(3),
      O => \rhd_data_out[3]_i_21_n_0\
    );
\rhd_data_out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(3),
      I1 => result_DDR_H2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(3),
      O => \rhd_data_out[3]_i_22_n_0\
    );
\rhd_data_out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(3),
      I1 => result_DDR_E2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(3),
      O => \rhd_data_out[3]_i_23_n_0\
    );
\rhd_data_out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(3),
      I1 => result_DDR_F2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(3),
      O => \rhd_data_out[3]_i_24_n_0\
    );
\rhd_data_out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(3),
      I1 => result_DDR_C2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(3),
      O => \rhd_data_out[3]_i_25_n_0\
    );
\rhd_data_out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(3),
      I1 => result_DDR_D2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(3),
      O => \rhd_data_out[3]_i_26_n_0\
    );
\rhd_data_out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(3),
      I1 => result_DDR_A2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(3),
      O => \rhd_data_out[3]_i_27_n_0\
    );
\rhd_data_out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(3),
      I1 => result_DDR_B2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(3),
      O => \rhd_data_out[3]_i_28_n_0\
    );
\rhd_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_7_n_0\,
      I1 => \rhd_data_out_reg[3]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[3]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[3]_i_10_n_0\,
      O => \rhd_data_out[3]_i_3_n_0\
    );
\rhd_data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_11_n_0\,
      I1 => \rhd_data_out_reg[3]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \rhd_data_out_reg[3]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[3]_i_14_n_0\,
      O => \rhd_data_out[3]_i_4_n_0\
    );
\rhd_data_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(3),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => result_DDR_P1(3),
      O => \rhd_data_out[3]_i_5_n_0\
    );
\rhd_data_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(3),
      I1 => result_DDR_O2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_O1(3),
      O => \rhd_data_out[3]_i_6_n_0\
    );
\rhd_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[4]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[4]_i_4_n_0\,
      O => rhd_data_out(4)
    );
\rhd_data_out[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[4]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[4]_i_14_n_0\
    );
\rhd_data_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(4),
      I1 => result_DDR_M2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(4),
      O => \rhd_data_out[4]_i_15_n_0\
    );
\rhd_data_out[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(4),
      I1 => result_DDR_N2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(4),
      O => \rhd_data_out[4]_i_16_n_0\
    );
\rhd_data_out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(4),
      I1 => result_DDR_K2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(4),
      O => \rhd_data_out[4]_i_17_n_0\
    );
\rhd_data_out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(4),
      I1 => result_DDR_L2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(4),
      O => \rhd_data_out[4]_i_18_n_0\
    );
\rhd_data_out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(4),
      I1 => result_DDR_I2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(4),
      O => \rhd_data_out[4]_i_19_n_0\
    );
\rhd_data_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[4]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[4]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[4]_i_2_n_0\
    );
\rhd_data_out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(4),
      I1 => result_DDR_J2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(4),
      O => \rhd_data_out[4]_i_20_n_0\
    );
\rhd_data_out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(4),
      I1 => result_DDR_G2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(4),
      O => \rhd_data_out[4]_i_21_n_0\
    );
\rhd_data_out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(4),
      I1 => result_DDR_H2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(4),
      O => \rhd_data_out[4]_i_22_n_0\
    );
\rhd_data_out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(4),
      I1 => result_DDR_E2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(4),
      O => \rhd_data_out[4]_i_23_n_0\
    );
\rhd_data_out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(4),
      I1 => result_DDR_F2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(4),
      O => \rhd_data_out[4]_i_24_n_0\
    );
\rhd_data_out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(4),
      I1 => result_DDR_C2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(4),
      O => \rhd_data_out[4]_i_25_n_0\
    );
\rhd_data_out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(4),
      I1 => result_DDR_D2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(4),
      O => \rhd_data_out[4]_i_26_n_0\
    );
\rhd_data_out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(4),
      I1 => result_DDR_A2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(4),
      O => \rhd_data_out[4]_i_27_n_0\
    );
\rhd_data_out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(4),
      I1 => result_DDR_B2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(4),
      O => \rhd_data_out[4]_i_28_n_0\
    );
\rhd_data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_7_n_0\,
      I1 => \rhd_data_out_reg[4]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[4]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[4]_i_10_n_0\,
      O => \rhd_data_out[4]_i_3_n_0\
    );
\rhd_data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_11_n_0\,
      I1 => \rhd_data_out_reg[4]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[4]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[4]_i_14_n_0\,
      O => \rhd_data_out[4]_i_4_n_0\
    );
\rhd_data_out[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(4),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(4),
      O => \rhd_data_out[4]_i_5_n_0\
    );
\rhd_data_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(4),
      I1 => result_DDR_O2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(4),
      O => \rhd_data_out[4]_i_6_n_0\
    );
\rhd_data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[5]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[5]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[5]_i_4_n_0\,
      O => rhd_data_out(5)
    );
\rhd_data_out[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[5]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[5]_i_14_n_0\
    );
\rhd_data_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(5),
      I1 => result_DDR_M2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(5),
      O => \rhd_data_out[5]_i_15_n_0\
    );
\rhd_data_out[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(5),
      I1 => result_DDR_N2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(5),
      O => \rhd_data_out[5]_i_16_n_0\
    );
\rhd_data_out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(5),
      I1 => result_DDR_K2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(5),
      O => \rhd_data_out[5]_i_17_n_0\
    );
\rhd_data_out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(5),
      I1 => result_DDR_L2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(5),
      O => \rhd_data_out[5]_i_18_n_0\
    );
\rhd_data_out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(5),
      I1 => result_DDR_I2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(5),
      O => \rhd_data_out[5]_i_19_n_0\
    );
\rhd_data_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[5]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[5]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[5]_i_2_n_0\
    );
\rhd_data_out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(5),
      I1 => result_DDR_J2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(5),
      O => \rhd_data_out[5]_i_20_n_0\
    );
\rhd_data_out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(5),
      I1 => result_DDR_G2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(5),
      O => \rhd_data_out[5]_i_21_n_0\
    );
\rhd_data_out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(5),
      I1 => result_DDR_H2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(5),
      O => \rhd_data_out[5]_i_22_n_0\
    );
\rhd_data_out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(5),
      I1 => result_DDR_E2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(5),
      O => \rhd_data_out[5]_i_23_n_0\
    );
\rhd_data_out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(5),
      I1 => result_DDR_F2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(5),
      O => \rhd_data_out[5]_i_24_n_0\
    );
\rhd_data_out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(5),
      I1 => result_DDR_C2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(5),
      O => \rhd_data_out[5]_i_25_n_0\
    );
\rhd_data_out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(5),
      I1 => result_DDR_D2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(5),
      O => \rhd_data_out[5]_i_26_n_0\
    );
\rhd_data_out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(5),
      I1 => result_DDR_A2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(5),
      O => \rhd_data_out[5]_i_27_n_0\
    );
\rhd_data_out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(5),
      I1 => result_DDR_B2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(5),
      O => \rhd_data_out[5]_i_28_n_0\
    );
\rhd_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_7_n_0\,
      I1 => \rhd_data_out_reg[5]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[5]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[5]_i_10_n_0\,
      O => \rhd_data_out[5]_i_3_n_0\
    );
\rhd_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_11_n_0\,
      I1 => \rhd_data_out_reg[5]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[5]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[5]_i_14_n_0\,
      O => \rhd_data_out[5]_i_4_n_0\
    );
\rhd_data_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(5),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(5),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(5),
      O => \rhd_data_out[5]_i_5_n_0\
    );
\rhd_data_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(5),
      I1 => result_DDR_O2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(5),
      O => \rhd_data_out[5]_i_6_n_0\
    );
\rhd_data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[6]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[6]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[6]_i_4_n_0\,
      O => rhd_data_out(6)
    );
\rhd_data_out[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[6]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[6]_i_14_n_0\
    );
\rhd_data_out[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(6),
      I1 => result_DDR_M2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(6),
      O => \rhd_data_out[6]_i_15_n_0\
    );
\rhd_data_out[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(6),
      I1 => result_DDR_N2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(6),
      O => \rhd_data_out[6]_i_16_n_0\
    );
\rhd_data_out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(6),
      I1 => result_DDR_K2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(6),
      O => \rhd_data_out[6]_i_17_n_0\
    );
\rhd_data_out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(6),
      I1 => result_DDR_L2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(6),
      O => \rhd_data_out[6]_i_18_n_0\
    );
\rhd_data_out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(6),
      I1 => result_DDR_I2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(6),
      O => \rhd_data_out[6]_i_19_n_0\
    );
\rhd_data_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[6]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[6]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[6]_i_2_n_0\
    );
\rhd_data_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(6),
      I1 => result_DDR_J2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(6),
      O => \rhd_data_out[6]_i_20_n_0\
    );
\rhd_data_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(6),
      I1 => result_DDR_G2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(6),
      O => \rhd_data_out[6]_i_21_n_0\
    );
\rhd_data_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(6),
      I1 => result_DDR_H2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(6),
      O => \rhd_data_out[6]_i_22_n_0\
    );
\rhd_data_out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(6),
      I1 => result_DDR_E2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(6),
      O => \rhd_data_out[6]_i_23_n_0\
    );
\rhd_data_out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(6),
      I1 => result_DDR_F2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(6),
      O => \rhd_data_out[6]_i_24_n_0\
    );
\rhd_data_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(6),
      I1 => result_DDR_C2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(6),
      O => \rhd_data_out[6]_i_25_n_0\
    );
\rhd_data_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(6),
      I1 => result_DDR_D2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(6),
      O => \rhd_data_out[6]_i_26_n_0\
    );
\rhd_data_out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(6),
      I1 => result_DDR_A2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(6),
      O => \rhd_data_out[6]_i_27_n_0\
    );
\rhd_data_out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(6),
      I1 => result_DDR_B2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(6),
      O => \rhd_data_out[6]_i_28_n_0\
    );
\rhd_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_7_n_0\,
      I1 => \rhd_data_out_reg[6]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[6]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[6]_i_10_n_0\,
      O => \rhd_data_out[6]_i_3_n_0\
    );
\rhd_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_11_n_0\,
      I1 => \rhd_data_out_reg[6]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[6]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[6]_i_14_n_0\,
      O => \rhd_data_out[6]_i_4_n_0\
    );
\rhd_data_out[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(6),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(6),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(6),
      O => \rhd_data_out[6]_i_5_n_0\
    );
\rhd_data_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(6),
      I1 => result_DDR_O2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(6),
      O => \rhd_data_out[6]_i_6_n_0\
    );
\rhd_data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[7]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[7]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[7]_i_4_n_0\,
      O => rhd_data_out(7)
    );
\rhd_data_out[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[7]\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[7]_i_14_n_0\
    );
\rhd_data_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(7),
      I1 => result_DDR_M2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(7),
      O => \rhd_data_out[7]_i_15_n_0\
    );
\rhd_data_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(7),
      I1 => result_DDR_N2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(7),
      O => \rhd_data_out[7]_i_16_n_0\
    );
\rhd_data_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(7),
      I1 => result_DDR_K2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(7),
      O => \rhd_data_out[7]_i_17_n_0\
    );
\rhd_data_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(7),
      I1 => result_DDR_L2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(7),
      O => \rhd_data_out[7]_i_18_n_0\
    );
\rhd_data_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(7),
      I1 => result_DDR_I2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(7),
      O => \rhd_data_out[7]_i_19_n_0\
    );
\rhd_data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[7]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[7]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[7]_i_2_n_0\
    );
\rhd_data_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(7),
      I1 => result_DDR_J2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(7),
      O => \rhd_data_out[7]_i_20_n_0\
    );
\rhd_data_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(7),
      I1 => result_DDR_G2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(7),
      O => \rhd_data_out[7]_i_21_n_0\
    );
\rhd_data_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(7),
      I1 => result_DDR_H2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(7),
      O => \rhd_data_out[7]_i_22_n_0\
    );
\rhd_data_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(7),
      I1 => result_DDR_E2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(7),
      O => \rhd_data_out[7]_i_23_n_0\
    );
\rhd_data_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(7),
      I1 => result_DDR_F2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(7),
      O => \rhd_data_out[7]_i_24_n_0\
    );
\rhd_data_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(7),
      I1 => result_DDR_C2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(7),
      O => \rhd_data_out[7]_i_25_n_0\
    );
\rhd_data_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(7),
      I1 => result_DDR_D2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(7),
      O => \rhd_data_out[7]_i_26_n_0\
    );
\rhd_data_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(7),
      I1 => result_DDR_A2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_A2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(7),
      O => \rhd_data_out[7]_i_27_n_0\
    );
\rhd_data_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(7),
      I1 => result_DDR_B2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(7),
      O => \rhd_data_out[7]_i_28_n_0\
    );
\rhd_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_7_n_0\,
      I1 => \rhd_data_out_reg[7]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[7]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[7]_i_10_n_0\,
      O => \rhd_data_out[7]_i_3_n_0\
    );
\rhd_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_11_n_0\,
      I1 => \rhd_data_out_reg[7]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[7]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[7]_i_14_n_0\,
      O => \rhd_data_out[7]_i_4_n_0\
    );
\rhd_data_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(7),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(7),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(7),
      O => \rhd_data_out[7]_i_5_n_0\
    );
\rhd_data_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(7),
      I1 => result_DDR_O2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(7),
      O => \rhd_data_out[7]_i_6_n_0\
    );
\rhd_data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[8]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[8]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[8]_i_4_n_0\,
      O => rhd_data_out(8)
    );
\rhd_data_out[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[8]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[8]_i_14_n_0\
    );
\rhd_data_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(8),
      I1 => result_DDR_M2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_M2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(8),
      O => \rhd_data_out[8]_i_15_n_0\
    );
\rhd_data_out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(8),
      I1 => result_DDR_N2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_N2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(8),
      O => \rhd_data_out[8]_i_16_n_0\
    );
\rhd_data_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(8),
      I1 => result_DDR_K2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_K2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(8),
      O => \rhd_data_out[8]_i_17_n_0\
    );
\rhd_data_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(8),
      I1 => result_DDR_L2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_L2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(8),
      O => \rhd_data_out[8]_i_18_n_0\
    );
\rhd_data_out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(8),
      I1 => result_DDR_I2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_I2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(8),
      O => \rhd_data_out[8]_i_19_n_0\
    );
\rhd_data_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[8]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[8]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[8]_i_2_n_0\
    );
\rhd_data_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(8),
      I1 => result_DDR_J2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_J2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(8),
      O => \rhd_data_out[8]_i_20_n_0\
    );
\rhd_data_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(8),
      I1 => result_DDR_G2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_G2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(8),
      O => \rhd_data_out[8]_i_21_n_0\
    );
\rhd_data_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(8),
      I1 => result_DDR_H2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_H2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(8),
      O => \rhd_data_out[8]_i_22_n_0\
    );
\rhd_data_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(8),
      I1 => result_DDR_E2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_E2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(8),
      O => \rhd_data_out[8]_i_23_n_0\
    );
\rhd_data_out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(8),
      I1 => result_DDR_F2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_F2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(8),
      O => \rhd_data_out[8]_i_24_n_0\
    );
\rhd_data_out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(8),
      I1 => result_DDR_C2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_C2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(8),
      O => \rhd_data_out[8]_i_25_n_0\
    );
\rhd_data_out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(8),
      I1 => result_DDR_D2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_D2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(8),
      O => \rhd_data_out[8]_i_26_n_0\
    );
\rhd_data_out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(8),
      I1 => result_DDR_A2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(8),
      O => \rhd_data_out[8]_i_27_n_0\
    );
\rhd_data_out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(8),
      I1 => result_DDR_B2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => result_B2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(8),
      O => \rhd_data_out[8]_i_28_n_0\
    );
\rhd_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_7_n_0\,
      I1 => \rhd_data_out_reg[8]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[8]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[8]_i_10_n_0\,
      O => \rhd_data_out[8]_i_3_n_0\
    );
\rhd_data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_11_n_0\,
      I1 => \rhd_data_out_reg[8]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[8]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[8]_i_14_n_0\,
      O => \rhd_data_out[8]_i_4_n_0\
    );
\rhd_data_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(8),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(8),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(8),
      O => \rhd_data_out[8]_i_5_n_0\
    );
\rhd_data_out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(8),
      I1 => result_DDR_O2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(8),
      O => \rhd_data_out[8]_i_6_n_0\
    );
\rhd_data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[9]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \rhd_data_out[9]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[9]_i_4_n_0\,
      O => rhd_data_out(9)
    );
\rhd_data_out[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => \result_A1_reg_n_0_[9]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      O => \rhd_data_out[9]_i_14_n_0\
    );
\rhd_data_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(9),
      I1 => result_DDR_M2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_M2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(9),
      O => \rhd_data_out[9]_i_15_n_0\
    );
\rhd_data_out[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(9),
      I1 => result_DDR_N2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_N2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(9),
      O => \rhd_data_out[9]_i_16_n_0\
    );
\rhd_data_out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(9),
      I1 => result_DDR_K2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_K2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(9),
      O => \rhd_data_out[9]_i_17_n_0\
    );
\rhd_data_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(9),
      I1 => result_DDR_L2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_L2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(9),
      O => \rhd_data_out[9]_i_18_n_0\
    );
\rhd_data_out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(9),
      I1 => result_DDR_I2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_I2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(9),
      O => \rhd_data_out[9]_i_19_n_0\
    );
\rhd_data_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \rhd_data_out[9]_i_5_n_0\,
      I2 => main_state(2),
      I3 => \rhd_data_out[9]_i_6_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => \rhd_data_out[9]_i_2_n_0\
    );
\rhd_data_out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(9),
      I1 => result_DDR_J2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_J2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(9),
      O => \rhd_data_out[9]_i_20_n_0\
    );
\rhd_data_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(9),
      I1 => result_DDR_G2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_G2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(9),
      O => \rhd_data_out[9]_i_21_n_0\
    );
\rhd_data_out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(9),
      I1 => result_DDR_H2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_H2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(9),
      O => \rhd_data_out[9]_i_22_n_0\
    );
\rhd_data_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(9),
      I1 => result_DDR_E2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_E2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(9),
      O => \rhd_data_out[9]_i_23_n_0\
    );
\rhd_data_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(9),
      I1 => result_DDR_F2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_F2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(9),
      O => \rhd_data_out[9]_i_24_n_0\
    );
\rhd_data_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(9),
      I1 => result_DDR_C2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_C2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(9),
      O => \rhd_data_out[9]_i_25_n_0\
    );
\rhd_data_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(9),
      I1 => result_DDR_D2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_D2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(9),
      O => \rhd_data_out[9]_i_26_n_0\
    );
\rhd_data_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(9),
      I1 => result_DDR_A2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_A2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(9),
      O => \rhd_data_out[9]_i_27_n_0\
    );
\rhd_data_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(9),
      I1 => result_DDR_B2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__24_n_0\,
      I3 => result_B2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(9),
      O => \rhd_data_out[9]_i_28_n_0\
    );
\rhd_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_7_n_0\,
      I1 => \rhd_data_out_reg[9]_i_8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[9]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out_reg[9]_i_10_n_0\,
      O => \rhd_data_out[9]_i_3_n_0\
    );
\rhd_data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_11_n_0\,
      I1 => \rhd_data_out_reg[9]_i_12_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \rhd_data_out_reg[9]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[9]_i_14_n_0\,
      O => \rhd_data_out[9]_i_4_n_0\
    );
\rhd_data_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(9),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => result_P2(9),
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => result_DDR_P1(9),
      O => \rhd_data_out[9]_i_5_n_0\
    );
\rhd_data_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(9),
      I1 => result_DDR_O2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => result_O2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I5 => result_DDR_O1(9),
      O => \rhd_data_out[9]_i_6_n_0\
    );
\rhd_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(0),
      Q => \rhd_data_out_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_21_n_0\,
      I1 => \rhd_data_out[0]_i_22_n_0\,
      O => \rhd_data_out_reg[0]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_23_n_0\,
      I1 => \rhd_data_out[0]_i_24_n_0\,
      O => \rhd_data_out_reg[0]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_25_n_0\,
      I1 => \rhd_data_out[0]_i_26_n_0\,
      O => \rhd_data_out_reg[0]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_27_n_0\,
      I1 => \rhd_data_out[0]_i_28_n_0\,
      O => \rhd_data_out_reg[0]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_15_n_0\,
      I1 => \rhd_data_out[0]_i_16_n_0\,
      O => \rhd_data_out_reg[0]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_17_n_0\,
      I1 => \rhd_data_out[0]_i_18_n_0\,
      O => \rhd_data_out_reg[0]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_19_n_0\,
      I1 => \rhd_data_out[0]_i_20_n_0\,
      O => \rhd_data_out_reg[0]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(10),
      Q => \rhd_data_out_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_21_n_0\,
      I1 => \rhd_data_out[10]_i_22_n_0\,
      O => \rhd_data_out_reg[10]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_23_n_0\,
      I1 => \rhd_data_out[10]_i_24_n_0\,
      O => \rhd_data_out_reg[10]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_25_n_0\,
      I1 => \rhd_data_out[10]_i_26_n_0\,
      O => \rhd_data_out_reg[10]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_27_n_0\,
      I1 => \rhd_data_out[10]_i_28_n_0\,
      O => \rhd_data_out_reg[10]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_15_n_0\,
      I1 => \rhd_data_out[10]_i_16_n_0\,
      O => \rhd_data_out_reg[10]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_17_n_0\,
      I1 => \rhd_data_out[10]_i_18_n_0\,
      O => \rhd_data_out_reg[10]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_19_n_0\,
      I1 => \rhd_data_out[10]_i_20_n_0\,
      O => \rhd_data_out_reg[10]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(11),
      Q => \rhd_data_out_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_21_n_0\,
      I1 => \rhd_data_out[11]_i_22_n_0\,
      O => \rhd_data_out_reg[11]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_23_n_0\,
      I1 => \rhd_data_out[11]_i_24_n_0\,
      O => \rhd_data_out_reg[11]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_25_n_0\,
      I1 => \rhd_data_out[11]_i_26_n_0\,
      O => \rhd_data_out_reg[11]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_27_n_0\,
      I1 => \rhd_data_out[11]_i_28_n_0\,
      O => \rhd_data_out_reg[11]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_15_n_0\,
      I1 => \rhd_data_out[11]_i_16_n_0\,
      O => \rhd_data_out_reg[11]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_17_n_0\,
      I1 => \rhd_data_out[11]_i_18_n_0\,
      O => \rhd_data_out_reg[11]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_19_n_0\,
      I1 => \rhd_data_out[11]_i_20_n_0\,
      O => \rhd_data_out_reg[11]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(12),
      Q => \rhd_data_out_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_21_n_0\,
      I1 => \rhd_data_out[12]_i_22_n_0\,
      O => \rhd_data_out_reg[12]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_23_n_0\,
      I1 => \rhd_data_out[12]_i_24_n_0\,
      O => \rhd_data_out_reg[12]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_25_n_0\,
      I1 => \rhd_data_out[12]_i_26_n_0\,
      O => \rhd_data_out_reg[12]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_27_n_0\,
      I1 => \rhd_data_out[12]_i_28_n_0\,
      O => \rhd_data_out_reg[12]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_15_n_0\,
      I1 => \rhd_data_out[12]_i_16_n_0\,
      O => \rhd_data_out_reg[12]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_17_n_0\,
      I1 => \rhd_data_out[12]_i_18_n_0\,
      O => \rhd_data_out_reg[12]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_19_n_0\,
      I1 => \rhd_data_out[12]_i_20_n_0\,
      O => \rhd_data_out_reg[12]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(13),
      Q => \rhd_data_out_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_21_n_0\,
      I1 => \rhd_data_out[13]_i_22_n_0\,
      O => \rhd_data_out_reg[13]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_23_n_0\,
      I1 => \rhd_data_out[13]_i_24_n_0\,
      O => \rhd_data_out_reg[13]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_25_n_0\,
      I1 => \rhd_data_out[13]_i_26_n_0\,
      O => \rhd_data_out_reg[13]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_27_n_0\,
      I1 => \rhd_data_out[13]_i_28_n_0\,
      O => \rhd_data_out_reg[13]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_15_n_0\,
      I1 => \rhd_data_out[13]_i_16_n_0\,
      O => \rhd_data_out_reg[13]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_17_n_0\,
      I1 => \rhd_data_out[13]_i_18_n_0\,
      O => \rhd_data_out_reg[13]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_19_n_0\,
      I1 => \rhd_data_out[13]_i_20_n_0\,
      O => \rhd_data_out_reg[13]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(14),
      Q => \rhd_data_out_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_21_n_0\,
      I1 => \rhd_data_out[14]_i_22_n_0\,
      O => \rhd_data_out_reg[14]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_23_n_0\,
      I1 => \rhd_data_out[14]_i_24_n_0\,
      O => \rhd_data_out_reg[14]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_25_n_0\,
      I1 => \rhd_data_out[14]_i_26_n_0\,
      O => \rhd_data_out_reg[14]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_27_n_0\,
      I1 => \rhd_data_out[14]_i_28_n_0\,
      O => \rhd_data_out_reg[14]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_15_n_0\,
      I1 => \rhd_data_out[14]_i_16_n_0\,
      O => \rhd_data_out_reg[14]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_17_n_0\,
      I1 => \rhd_data_out[14]_i_18_n_0\,
      O => \rhd_data_out_reg[14]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_19_n_0\,
      I1 => \rhd_data_out[14]_i_20_n_0\,
      O => \rhd_data_out_reg[14]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(15),
      Q => \rhd_data_out_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_21_n_0\,
      I1 => \rhd_data_out[15]_i_22_n_0\,
      O => \rhd_data_out_reg[15]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_23_n_0\,
      I1 => \rhd_data_out[15]_i_24_n_0\,
      O => \rhd_data_out_reg[15]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_25_n_0\,
      I1 => \rhd_data_out[15]_i_26_n_0\,
      O => \rhd_data_out_reg[15]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_27_n_0\,
      I1 => \rhd_data_out[15]_i_28_n_0\,
      O => \rhd_data_out_reg[15]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_15_n_0\,
      I1 => \rhd_data_out[15]_i_16_n_0\,
      O => \rhd_data_out_reg[15]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_17_n_0\,
      I1 => \rhd_data_out[15]_i_18_n_0\,
      O => \rhd_data_out_reg[15]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_19_n_0\,
      I1 => \rhd_data_out[15]_i_20_n_0\,
      O => \rhd_data_out_reg[15]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(1),
      Q => \rhd_data_out_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_21_n_0\,
      I1 => \rhd_data_out[1]_i_22_n_0\,
      O => \rhd_data_out_reg[1]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_23_n_0\,
      I1 => \rhd_data_out[1]_i_24_n_0\,
      O => \rhd_data_out_reg[1]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_25_n_0\,
      I1 => \rhd_data_out[1]_i_26_n_0\,
      O => \rhd_data_out_reg[1]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_27_n_0\,
      I1 => \rhd_data_out[1]_i_28_n_0\,
      O => \rhd_data_out_reg[1]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_15_n_0\,
      I1 => \rhd_data_out[1]_i_16_n_0\,
      O => \rhd_data_out_reg[1]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_17_n_0\,
      I1 => \rhd_data_out[1]_i_18_n_0\,
      O => \rhd_data_out_reg[1]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_19_n_0\,
      I1 => \rhd_data_out[1]_i_20_n_0\,
      O => \rhd_data_out_reg[1]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(2),
      Q => \rhd_data_out_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_21_n_0\,
      I1 => \rhd_data_out[2]_i_22_n_0\,
      O => \rhd_data_out_reg[2]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_23_n_0\,
      I1 => \rhd_data_out[2]_i_24_n_0\,
      O => \rhd_data_out_reg[2]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_25_n_0\,
      I1 => \rhd_data_out[2]_i_26_n_0\,
      O => \rhd_data_out_reg[2]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_27_n_0\,
      I1 => \rhd_data_out[2]_i_28_n_0\,
      O => \rhd_data_out_reg[2]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_15_n_0\,
      I1 => \rhd_data_out[2]_i_16_n_0\,
      O => \rhd_data_out_reg[2]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_17_n_0\,
      I1 => \rhd_data_out[2]_i_18_n_0\,
      O => \rhd_data_out_reg[2]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_19_n_0\,
      I1 => \rhd_data_out[2]_i_20_n_0\,
      O => \rhd_data_out_reg[2]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(3),
      Q => \rhd_data_out_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_21_n_0\,
      I1 => \rhd_data_out[3]_i_22_n_0\,
      O => \rhd_data_out_reg[3]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_23_n_0\,
      I1 => \rhd_data_out[3]_i_24_n_0\,
      O => \rhd_data_out_reg[3]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_25_n_0\,
      I1 => \rhd_data_out[3]_i_26_n_0\,
      O => \rhd_data_out_reg[3]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_27_n_0\,
      I1 => \rhd_data_out[3]_i_28_n_0\,
      O => \rhd_data_out_reg[3]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_15_n_0\,
      I1 => \rhd_data_out[3]_i_16_n_0\,
      O => \rhd_data_out_reg[3]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_17_n_0\,
      I1 => \rhd_data_out[3]_i_18_n_0\,
      O => \rhd_data_out_reg[3]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_19_n_0\,
      I1 => \rhd_data_out[3]_i_20_n_0\,
      O => \rhd_data_out_reg[3]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(4),
      Q => \rhd_data_out_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_21_n_0\,
      I1 => \rhd_data_out[4]_i_22_n_0\,
      O => \rhd_data_out_reg[4]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_23_n_0\,
      I1 => \rhd_data_out[4]_i_24_n_0\,
      O => \rhd_data_out_reg[4]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_25_n_0\,
      I1 => \rhd_data_out[4]_i_26_n_0\,
      O => \rhd_data_out_reg[4]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_27_n_0\,
      I1 => \rhd_data_out[4]_i_28_n_0\,
      O => \rhd_data_out_reg[4]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_15_n_0\,
      I1 => \rhd_data_out[4]_i_16_n_0\,
      O => \rhd_data_out_reg[4]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_17_n_0\,
      I1 => \rhd_data_out[4]_i_18_n_0\,
      O => \rhd_data_out_reg[4]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_19_n_0\,
      I1 => \rhd_data_out[4]_i_20_n_0\,
      O => \rhd_data_out_reg[4]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(5),
      Q => \rhd_data_out_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_21_n_0\,
      I1 => \rhd_data_out[5]_i_22_n_0\,
      O => \rhd_data_out_reg[5]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_23_n_0\,
      I1 => \rhd_data_out[5]_i_24_n_0\,
      O => \rhd_data_out_reg[5]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_25_n_0\,
      I1 => \rhd_data_out[5]_i_26_n_0\,
      O => \rhd_data_out_reg[5]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_27_n_0\,
      I1 => \rhd_data_out[5]_i_28_n_0\,
      O => \rhd_data_out_reg[5]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_15_n_0\,
      I1 => \rhd_data_out[5]_i_16_n_0\,
      O => \rhd_data_out_reg[5]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_17_n_0\,
      I1 => \rhd_data_out[5]_i_18_n_0\,
      O => \rhd_data_out_reg[5]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_19_n_0\,
      I1 => \rhd_data_out[5]_i_20_n_0\,
      O => \rhd_data_out_reg[5]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(6),
      Q => \rhd_data_out_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_21_n_0\,
      I1 => \rhd_data_out[6]_i_22_n_0\,
      O => \rhd_data_out_reg[6]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_23_n_0\,
      I1 => \rhd_data_out[6]_i_24_n_0\,
      O => \rhd_data_out_reg[6]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_25_n_0\,
      I1 => \rhd_data_out[6]_i_26_n_0\,
      O => \rhd_data_out_reg[6]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_27_n_0\,
      I1 => \rhd_data_out[6]_i_28_n_0\,
      O => \rhd_data_out_reg[6]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_15_n_0\,
      I1 => \rhd_data_out[6]_i_16_n_0\,
      O => \rhd_data_out_reg[6]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_17_n_0\,
      I1 => \rhd_data_out[6]_i_18_n_0\,
      O => \rhd_data_out_reg[6]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_19_n_0\,
      I1 => \rhd_data_out[6]_i_20_n_0\,
      O => \rhd_data_out_reg[6]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(7),
      Q => \rhd_data_out_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_21_n_0\,
      I1 => \rhd_data_out[7]_i_22_n_0\,
      O => \rhd_data_out_reg[7]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_23_n_0\,
      I1 => \rhd_data_out[7]_i_24_n_0\,
      O => \rhd_data_out_reg[7]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_25_n_0\,
      I1 => \rhd_data_out[7]_i_26_n_0\,
      O => \rhd_data_out_reg[7]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_27_n_0\,
      I1 => \rhd_data_out[7]_i_28_n_0\,
      O => \rhd_data_out_reg[7]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_15_n_0\,
      I1 => \rhd_data_out[7]_i_16_n_0\,
      O => \rhd_data_out_reg[7]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_17_n_0\,
      I1 => \rhd_data_out[7]_i_18_n_0\,
      O => \rhd_data_out_reg[7]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_19_n_0\,
      I1 => \rhd_data_out[7]_i_20_n_0\,
      O => \rhd_data_out_reg[7]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(8),
      Q => \rhd_data_out_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_21_n_0\,
      I1 => \rhd_data_out[8]_i_22_n_0\,
      O => \rhd_data_out_reg[8]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_23_n_0\,
      I1 => \rhd_data_out[8]_i_24_n_0\,
      O => \rhd_data_out_reg[8]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_25_n_0\,
      I1 => \rhd_data_out[8]_i_26_n_0\,
      O => \rhd_data_out_reg[8]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_27_n_0\,
      I1 => \rhd_data_out[8]_i_28_n_0\,
      O => \rhd_data_out_reg[8]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_15_n_0\,
      I1 => \rhd_data_out[8]_i_16_n_0\,
      O => \rhd_data_out_reg[8]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_17_n_0\,
      I1 => \rhd_data_out[8]_i_18_n_0\,
      O => \rhd_data_out_reg[8]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_19_n_0\,
      I1 => \rhd_data_out[8]_i_20_n_0\,
      O => \rhd_data_out_reg[8]_i_9_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(9),
      Q => \rhd_data_out_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_21_n_0\,
      I1 => \rhd_data_out[9]_i_22_n_0\,
      O => \rhd_data_out_reg[9]_i_10_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_23_n_0\,
      I1 => \rhd_data_out[9]_i_24_n_0\,
      O => \rhd_data_out_reg[9]_i_11_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_25_n_0\,
      I1 => \rhd_data_out[9]_i_26_n_0\,
      O => \rhd_data_out_reg[9]_i_12_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_27_n_0\,
      I1 => \rhd_data_out[9]_i_28_n_0\,
      O => \rhd_data_out_reg[9]_i_13_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_15_n_0\,
      I1 => \rhd_data_out[9]_i_16_n_0\,
      O => \rhd_data_out_reg[9]_i_7_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_17_n_0\,
      I1 => \rhd_data_out[9]_i_18_n_0\,
      O => \rhd_data_out_reg[9]_i_8_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_19_n_0\,
      I1 => \rhd_data_out[9]_i_20_n_0\,
      O => \rhd_data_out_reg[9]_i_9_n_0\,
      S => main_state(2)
    );
rhd_valid_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_4_n_0,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => rhd_valid_out_i_5_n_0,
      I4 => rhd_valid_out_i_6_n_0,
      O => rhd_valid_out_i_2_n_0
    );
rhd_valid_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_7_n_0,
      I2 => rhd_valid_out_i_5_n_0,
      I3 => rhd_valid_out_i_8_n_0,
      O => rhd_valid_out_i_3_n_0
    );
rhd_valid_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFA"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => rhd_valid_out_i_4_n_0
    );
rhd_valid_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[2]\,
      O => rhd_valid_out_i_5_n_0
    );
rhd_valid_out_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_6_n_0
    );
rhd_valid_out_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003323322"
    )
        port map (
      I0 => rhd_valid_out_i_9_n_0,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I3 => main_state(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      O => rhd_valid_out_i_7_n_0
    );
rhd_valid_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__25_n_0\,
      I4 => main_state(3),
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_8_n_0
    );
rhd_valid_out_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => rhd_valid_out_i_9_n_0
    );
rhd_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_valid_out,
      Q => rhd_valid_out_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
rhd_valid_out_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => rhd_valid_out_i_2_n_0,
      I1 => rhd_valid_out_i_3_n_0,
      O => rhd_valid_out,
      S => \FSM_sequential_main_state_reg[6]_rep_n_0\
    );
\timestamp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => flag_lastBatch,
      I1 => \timestamp__0\(0),
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(0)
    );
\timestamp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp[10]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(10)
    );
\timestamp[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(8),
      O => \timestamp[10]_i_2_n_0\
    );
\timestamp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(11),
      I1 => \timestamp[13]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(11)
    );
\timestamp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(12)
    );
\timestamp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(12),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(13)
    );
\timestamp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(9),
      O => \timestamp[13]_i_2_n_0\
    );
\timestamp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[14]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(14)
    );
\timestamp[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(14),
      I1 => \timestamp__0\(13),
      I2 => \timestamp__0\(11),
      I3 => \timestamp[13]_i_2_n_0\,
      I4 => \timestamp__0\(12),
      I5 => flag_lastBatch,
      O => \timestamp[14]_i_2_n_0\
    );
\timestamp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__4_n_0\,
      I3 => \timestamp[15]_i_3_n_0\,
      I4 => CS_b_i_3_n_0,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \timestamp[15]_i_1_n_0\
    );
\timestamp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(15),
      I1 => \timestamp__0\(14),
      I2 => \timestamp[15]_i_4_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(15)
    );
\timestamp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[0]\,
      O => \timestamp[15]_i_3_n_0\
    );
\timestamp[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(12),
      O => \timestamp[15]_i_4_n_0\
    );
\timestamp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(1),
      I1 => \timestamp__0\(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(1)
    );
\timestamp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(2),
      I1 => \timestamp__0\(1),
      I2 => \timestamp__0\(0),
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(2)
    );
\timestamp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(3)
    );
\timestamp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(4)
    );
\timestamp[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => flag_lastBatch,
      O => \timestamp[4]_i_2_n_0\
    );
\timestamp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp[5]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(5)
    );
\timestamp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(3),
      O => \timestamp[5]_i_2_n_0\
    );
\timestamp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => \timestamp[8]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(6)
    );
\timestamp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(7),
      I1 => \timestamp__0\(6),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(7)
    );
\timestamp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(8),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(8)
    );
\timestamp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(4),
      O => \timestamp[8]_i_2_n_0\
    );
\timestamp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[9]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => timestamp(9)
    );
\timestamp[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => flag_lastBatch,
      O => \timestamp[9]_i_2_n_0\
    );
\timestamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(0),
      Q => \timestamp__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(10),
      Q => \timestamp__0\(10),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(11),
      Q => \timestamp__0\(11),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(12),
      Q => \timestamp__0\(12),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(13),
      Q => \timestamp__0\(13),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(14),
      Q => \timestamp__0\(14),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(15),
      Q => \timestamp__0\(15),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(1),
      Q => \timestamp__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(2),
      Q => \timestamp__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(3),
      Q => \timestamp__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(4),
      Q => \timestamp__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(5),
      Q => \timestamp__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(6),
      Q => \timestamp__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(7),
      Q => \timestamp__0\(7),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(8),
      Q => \timestamp__0\(8),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(9),
      Q => \timestamp__0\(9),
      R => \^s00_axi_aresetn_0\
    );
\tlast_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[0]\,
      I1 => tlast_flag_bit,
      O => \tlast_cnt[0]_i_1_n_0\
    );
\tlast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[1]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => tlast_flag_bit,
      O => \tlast_cnt[1]_i_1_n_0\
    );
\tlast_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[2]_i_1_n_0\
    );
\tlast_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tlast_flag_bit,
      I1 => valid_fifo_out,
      I2 => flag_lastchannel_250M,
      O => \tlast_cnt[3]_i_1_n_0\
    );
\tlast_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => \tlast_cnt_reg_n_0_[1]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[3]_i_2_n_0\
    );
\tlast_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[0]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[0]\,
      R => clear
    );
\tlast_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[1]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[1]\,
      R => clear
    );
\tlast_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[2]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[2]\,
      R => clear
    );
\tlast_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[3]_i_2_n_0\,
      Q => tlast_flag_bit,
      R => clear
    );
xpm_cdc_1bit_inst_1: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => \^fifo_rstn\,
      src_clk => s00_axi_aclk,
      src_in(0) => SPI_running_reg_n_0
    );
xpm_cdc_1bit_inst_2: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastBatch_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_2_n_0,
      I1 => xpm_cdc_1bit_inst_2_i_3_n_0,
      I2 => xpm_cdc_1bit_inst_2_i_4_n_0,
      I3 => xpm_cdc_1bit_inst_2_i_5_n_0,
      I4 => xpm_cdc_1bit_inst_2_i_6_n_0,
      I5 => xpm_cdc_1bit_inst_2_i_7_n_0,
      O => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => src_ff_reg(12),
      I2 => src_ff_reg(14),
      I3 => \timestamp__0\(14),
      I4 => src_ff_reg(13),
      I5 => \timestamp__0\(13),
      O => xpm_cdc_1bit_inst_2_i_2_n_0
    );
xpm_cdc_1bit_inst_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => src_ff_reg(3),
      I2 => src_ff_reg(5),
      I3 => \timestamp__0\(5),
      I4 => src_ff_reg(4),
      I5 => \timestamp__0\(4),
      O => xpm_cdc_1bit_inst_2_i_3_n_0
    );
xpm_cdc_1bit_inst_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(0),
      I1 => src_ff_reg(0),
      I2 => src_ff_reg(2),
      I3 => \timestamp__0\(2),
      I4 => src_ff_reg(1),
      I5 => \timestamp__0\(1),
      O => xpm_cdc_1bit_inst_2_i_4_n_0
    );
xpm_cdc_1bit_inst_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => src_ff_reg(9),
      I2 => src_ff_reg(11),
      I3 => \timestamp__0\(11),
      I4 => src_ff_reg(10),
      I5 => \timestamp__0\(10),
      O => xpm_cdc_1bit_inst_2_i_5_n_0
    );
xpm_cdc_1bit_inst_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => src_ff_reg(6),
      I2 => src_ff_reg(8),
      I3 => \timestamp__0\(8),
      I4 => src_ff_reg(7),
      I5 => \timestamp__0\(7),
      O => xpm_cdc_1bit_inst_2_i_6_n_0
    );
xpm_cdc_1bit_inst_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_ff_reg(15),
      I1 => \timestamp__0\(15),
      O => xpm_cdc_1bit_inst_2_i_7_n_0
    );
xpm_cdc_5bit_inst_3: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastchannel_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastchannel
    );
xpm_cdc_5bit_inst_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[5]\,
      O => flag_lastchannel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  port (
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI : entity is "rhd_S00_AXI";
end recording_inst_0_rhd_axi_0_0_rhd_S00_AXI;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rhd_n_0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[10]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[12]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[12]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[13]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[13]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[14]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[16]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[16]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[17]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[17]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[18]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[18]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[20]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[20]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[21]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[21]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[22]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[24]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[24]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[25]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[25]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[26]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[26]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[28]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[28]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[29]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[29]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[30]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[8]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[8]_rep_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[9]_rep__0_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg[9]_rep_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair447";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[0]_rep__0\ : label is "slv_reg1_reg[0]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]_rep\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[10]_rep__0\ : label is "slv_reg1_reg[10]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]_rep\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[12]_rep__0\ : label is "slv_reg1_reg[12]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]_rep\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[13]_rep__0\ : label is "slv_reg1_reg[13]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[14]\ : label is "slv_reg1_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[14]_rep\ : label is "slv_reg1_reg[14]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]_rep\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[16]_rep__0\ : label is "slv_reg1_reg[16]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]_rep\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[17]_rep__0\ : label is "slv_reg1_reg[17]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]_rep\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[18]_rep__0\ : label is "slv_reg1_reg[18]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]_rep\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[1]_rep__0\ : label is "slv_reg1_reg[1]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]_rep\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[20]_rep__0\ : label is "slv_reg1_reg[20]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]_rep\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[21]_rep__0\ : label is "slv_reg1_reg[21]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[22]\ : label is "slv_reg1_reg[22]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[22]_rep\ : label is "slv_reg1_reg[22]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]_rep\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[24]_rep__0\ : label is "slv_reg1_reg[24]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]_rep\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[25]_rep__0\ : label is "slv_reg1_reg[25]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]_rep\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[26]_rep__0\ : label is "slv_reg1_reg[26]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]_rep\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[28]_rep__0\ : label is "slv_reg1_reg[28]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]_rep\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[29]_rep__0\ : label is "slv_reg1_reg[29]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]_rep\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[2]_rep__0\ : label is "slv_reg1_reg[2]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[30]\ : label is "slv_reg1_reg[30]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[30]_rep\ : label is "slv_reg1_reg[30]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]_rep\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[4]_rep__0\ : label is "slv_reg1_reg[4]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]_rep\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[5]_rep__0\ : label is "slv_reg1_reg[5]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[6]\ : label is "slv_reg1_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[6]_rep\ : label is "slv_reg1_reg[6]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]_rep\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[8]_rep__0\ : label is "slv_reg1_reg[8]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]\ : label is "slv_reg1_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]_rep\ : label is "slv_reg1_reg[9]";
  attribute ORIG_CELL_NAME of \slv_reg1_reg[9]_rep__0\ : label is "slv_reg1_reg[9]";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair447";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => rhd_n_0
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => rhd_n_0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => rhd_n_0
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => rhd_n_0
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => rhd_n_0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => rhd_n_0
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => rhd_n_0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rhd_n_0
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0__0\(10),
      I2 => \slv_reg3__0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0__0\(11),
      I2 => \slv_reg3__0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0__0\(12),
      I2 => \slv_reg3__0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0__0\(13),
      I2 => \slv_reg3__0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0__0\(14),
      I2 => \slv_reg3__0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0__0\(15),
      I2 => \slv_reg3__0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0__0\(16),
      I2 => \slv_reg3__0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0__0\(17),
      I2 => \slv_reg3__0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0__0\(18),
      I2 => \slv_reg3__0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0__0\(19),
      I2 => \slv_reg3__0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0__0\(20),
      I2 => \slv_reg3__0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0__0\(21),
      I2 => \slv_reg3__0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0__0\(22),
      I2 => \slv_reg3__0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0__0\(23),
      I2 => \slv_reg3__0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0__0\(24),
      I2 => \slv_reg3__0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0__0\(25),
      I2 => \slv_reg3__0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0__0\(26),
      I2 => \slv_reg3__0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0__0\(27),
      I2 => \slv_reg3__0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0__0\(28),
      I2 => \slv_reg3__0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0__0\(29),
      I2 => \slv_reg3__0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0__0\(30),
      I2 => \slv_reg3__0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0__0\(31),
      I2 => \slv_reg3__0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0__0\(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0__0\(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0__0\(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0__0\(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0__0\(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0__0\(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rhd_n_0
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rhd_n_0
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rhd_n_0
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rhd_n_0
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rhd_n_0
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rhd_n_0
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rhd_n_0
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rhd_n_0
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rhd_n_0
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rhd_n_0
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rhd_n_0
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rhd_n_0
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rhd_n_0
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rhd_n_0
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rhd_n_0
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rhd_n_0
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rhd_n_0
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rhd_n_0
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rhd_n_0
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rhd_n_0
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rhd_n_0
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rhd_n_0
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rhd_n_0
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rhd_n_0
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rhd_n_0
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rhd_n_0
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rhd_n_0
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rhd_n_0
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rhd_n_0
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rhd_n_0
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rhd_n_0
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rhd_n_0
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rhd_n_0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => rhd_n_0
    );
rhd: entity work.recording_inst_0_rhd_axi_0_0_rhd
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      Q(3 downto 0) => slv_reg0(3 downto 0),
      SCLK => SCLK,
      \ZCheck_cmd_1_reg[4]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \result_DDR_A2_reg[15]_0\ => \slv_reg1_reg[1]_rep_n_0\,
      \result_DDR_A2_reg[15]_1\ => \slv_reg1_reg[0]_rep_n_0\,
      \result_DDR_A2_reg[1]_0\ => \slv_reg1_reg[2]_rep_n_0\,
      \result_DDR_B2_reg[15]_0\ => \slv_reg1_reg[5]_rep_n_0\,
      \result_DDR_B2_reg[15]_1\ => \slv_reg1_reg[4]_rep_n_0\,
      \result_DDR_C2_reg[15]_0\ => \slv_reg1_reg[9]_rep_n_0\,
      \result_DDR_C2_reg[15]_1\ => \slv_reg1_reg[8]_rep_n_0\,
      \result_DDR_C2_reg[1]_0\ => \slv_reg1_reg[10]_rep_n_0\,
      \result_DDR_D2_reg[15]_0\ => \slv_reg1_reg[13]_rep_n_0\,
      \result_DDR_D2_reg[15]_1\ => \slv_reg1_reg[12]_rep_n_0\,
      \result_DDR_E1_reg[15]_0\ => \slv_reg1_reg[17]_rep_n_0\,
      \result_DDR_E1_reg[15]_1\ => \slv_reg1_reg[16]_rep_n_0\,
      \result_DDR_E1_reg[1]_0\ => \slv_reg1_reg[18]_rep_n_0\,
      \result_DDR_F2_reg[15]_0\ => \slv_reg1_reg[21]_rep_n_0\,
      \result_DDR_F2_reg[15]_1\ => \slv_reg1_reg[20]_rep_n_0\,
      \result_DDR_G2_reg[15]_0\ => \slv_reg1_reg[25]_rep_n_0\,
      \result_DDR_G2_reg[15]_1\ => \slv_reg1_reg[24]_rep_n_0\,
      \result_DDR_H2_reg[15]_0\ => \slv_reg1_reg[29]_rep_n_0\,
      \result_DDR_H2_reg[15]_1\ => \slv_reg1_reg[28]_rep_n_0\,
      \result_DDR_I2_reg[15]_0\ => \slv_reg1_reg[1]_rep__0_n_0\,
      \result_DDR_I2_reg[15]_1\ => \slv_reg1_reg[0]_rep__0_n_0\,
      \result_DDR_I2_reg[1]_0\ => \slv_reg1_reg[2]_rep__0_n_0\,
      \result_DDR_J2_reg[15]_0\ => \slv_reg1_reg[5]_rep__0_n_0\,
      \result_DDR_J2_reg[15]_1\ => \slv_reg1_reg[4]_rep__0_n_0\,
      \result_DDR_J2_reg[1]_0\ => \slv_reg1_reg[6]_rep_n_0\,
      \result_DDR_K2_reg[15]_0\ => \slv_reg1_reg[9]_rep__0_n_0\,
      \result_DDR_K2_reg[15]_1\ => \slv_reg1_reg[8]_rep__0_n_0\,
      \result_DDR_K2_reg[1]_0\ => \slv_reg1_reg[10]_rep__0_n_0\,
      \result_DDR_L2_reg[15]_0\ => \slv_reg1_reg[13]_rep__0_n_0\,
      \result_DDR_L2_reg[15]_1\ => \slv_reg1_reg[12]_rep__0_n_0\,
      \result_DDR_L2_reg[1]_0\ => \slv_reg1_reg[14]_rep_n_0\,
      \result_DDR_M2_reg[15]_0\ => \slv_reg1_reg[17]_rep__0_n_0\,
      \result_DDR_M2_reg[15]_1\ => \slv_reg1_reg[16]_rep__0_n_0\,
      \result_DDR_M2_reg[1]_0\ => \slv_reg1_reg[18]_rep__0_n_0\,
      \result_DDR_N2_reg[15]_0\ => \slv_reg1_reg[21]_rep__0_n_0\,
      \result_DDR_N2_reg[15]_1\ => \slv_reg1_reg[20]_rep__0_n_0\,
      \result_DDR_N2_reg[1]_0\ => \slv_reg1_reg[22]_rep_n_0\,
      \result_DDR_O2_reg[11]_0\ => \slv_reg1_reg[26]_rep_n_0\,
      \result_DDR_O2_reg[15]_0\ => \slv_reg1_reg[25]_rep__0_n_0\,
      \result_DDR_O2_reg[15]_1\ => \slv_reg1_reg[24]_rep__0_n_0\,
      \result_DDR_O2_reg[1]_0\ => \slv_reg1_reg[26]_rep__0_n_0\,
      \result_DDR_P2_reg[0]_0\(31 downto 0) => slv_reg1(31 downto 0),
      \result_DDR_P2_reg[15]_0\ => \slv_reg1_reg[29]_rep__0_n_0\,
      \result_DDR_P2_reg[15]_1\ => \slv_reg1_reg[28]_rep__0_n_0\,
      \result_DDR_P2_reg[1]_0\ => \slv_reg1_reg[30]_rep_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => rhd_n_0,
      src_ff_reg(15 downto 0) => slv_reg2(15 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => rhd_n_0
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => rhd_n_0
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => rhd_n_0
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => rhd_n_0
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => rhd_n_0
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => rhd_n_0
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => rhd_n_0
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => rhd_n_0
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => rhd_n_0
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => rhd_n_0
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => rhd_n_0
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => rhd_n_0
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => rhd_n_0
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => rhd_n_0
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => rhd_n_0
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => rhd_n_0
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => rhd_n_0
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => rhd_n_0
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => rhd_n_0
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => rhd_n_0
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => rhd_n_0
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => rhd_n_0
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => rhd_n_0
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => rhd_n_0
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => rhd_n_0
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => rhd_n_0
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0__0\(4),
      R => rhd_n_0
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0__0\(5),
      R => rhd_n_0
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0__0\(6),
      R => rhd_n_0
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0__0\(7),
      R => rhd_n_0
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => rhd_n_0
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => rhd_n_0
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rhd_n_0
    );
\slv_reg1_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg1_reg[0]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rhd_n_0
    );
\slv_reg1_reg[10]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg[10]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[10]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg[10]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rhd_n_0
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rhd_n_0
    );
\slv_reg1_reg[12]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg[12]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[12]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg1_reg[12]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rhd_n_0
    );
\slv_reg1_reg[13]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg[13]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[13]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg1_reg[13]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rhd_n_0
    );
\slv_reg1_reg[14]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg1_reg[14]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rhd_n_0
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => rhd_n_0
    );
\slv_reg1_reg[16]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg[16]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[16]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg1_reg[16]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => rhd_n_0
    );
\slv_reg1_reg[17]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg[17]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[17]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg1_reg[17]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => rhd_n_0
    );
\slv_reg1_reg[18]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg[18]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[18]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg1_reg[18]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => rhd_n_0
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rhd_n_0
    );
\slv_reg1_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg1_reg[1]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg1_reg[1]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => rhd_n_0
    );
\slv_reg1_reg[20]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg[20]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[20]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg1_reg[20]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => rhd_n_0
    );
\slv_reg1_reg[21]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg[21]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[21]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg1_reg[21]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => rhd_n_0
    );
\slv_reg1_reg[22]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg1_reg[22]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => rhd_n_0
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => rhd_n_0
    );
\slv_reg1_reg[24]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg[24]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[24]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg1_reg[24]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => rhd_n_0
    );
\slv_reg1_reg[25]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg[25]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[25]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg1_reg[25]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => rhd_n_0
    );
\slv_reg1_reg[26]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg[26]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[26]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg1_reg[26]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => rhd_n_0
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => rhd_n_0
    );
\slv_reg1_reg[28]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg[28]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[28]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg1_reg[28]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => rhd_n_0
    );
\slv_reg1_reg[29]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg[29]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[29]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg1_reg[29]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rhd_n_0
    );
\slv_reg1_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg1_reg[2]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg1_reg[2]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => rhd_n_0
    );
\slv_reg1_reg[30]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg1_reg[30]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => rhd_n_0
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rhd_n_0
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rhd_n_0
    );
\slv_reg1_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg1_reg[4]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg1_reg[4]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rhd_n_0
    );
\slv_reg1_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg1_reg[5]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg1_reg[5]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rhd_n_0
    );
\slv_reg1_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg1_reg[6]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rhd_n_0
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rhd_n_0
    );
\slv_reg1_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg1_reg[8]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg1_reg[8]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rhd_n_0
    );
\slv_reg1_reg[9]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg[9]_rep_n_0\,
      R => rhd_n_0
    );
\slv_reg1_reg[9]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg[9]_rep__0_n_0\,
      R => rhd_n_0
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => rhd_n_0
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => rhd_n_0
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => rhd_n_0
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => rhd_n_0
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => rhd_n_0
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => rhd_n_0
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => rhd_n_0
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => rhd_n_0
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => rhd_n_0
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => rhd_n_0
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => rhd_n_0
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => rhd_n_0
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => rhd_n_0
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => rhd_n_0
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => rhd_n_0
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => rhd_n_0
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => rhd_n_0
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => rhd_n_0
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => rhd_n_0
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => rhd_n_0
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => rhd_n_0
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => rhd_n_0
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => rhd_n_0
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => rhd_n_0
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => rhd_n_0
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => rhd_n_0
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => rhd_n_0
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => rhd_n_0
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => rhd_n_0
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => rhd_n_0
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => rhd_n_0
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => rhd_n_0
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(9)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rhd_n_0
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => rhd_n_0
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => rhd_n_0
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => rhd_n_0
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => rhd_n_0
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => rhd_n_0
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => rhd_n_0
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => rhd_n_0
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => rhd_n_0
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => rhd_n_0
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => rhd_n_0
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rhd_n_0
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => rhd_n_0
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => rhd_n_0
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => rhd_n_0
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => rhd_n_0
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => rhd_n_0
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => rhd_n_0
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => rhd_n_0
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => rhd_n_0
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => rhd_n_0
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => rhd_n_0
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rhd_n_0
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => rhd_n_0
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => rhd_n_0
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rhd_n_0
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rhd_n_0
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rhd_n_0
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rhd_n_0
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rhd_n_0
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rhd_n_0
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rhd_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_axi is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is "rhd_axi";
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 128;
end recording_inst_0_rhd_axi_0_0_rhd_axi;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
begin
  MOSI1 <= \^mosi1\;
  MOSI2 <= \^mosi1\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
rhd_S00_AXI: entity work.recording_inst_0_rhd_axi_0_0_rhd_S00_AXI
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => \^mosi1\,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of recording_inst_0_rhd_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0 : entity is "recording_inst_0_rhd_axi_0_0,rhd_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of recording_inst_0_rhd_axi_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0 : entity is "rhd_axi,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s00_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s00_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of inst : label is 16;
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of inst : label is 128;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of FIFO_rstn : signal is "xilinx.com:signal:reset:1.0 FIFO_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIFO_rstn : signal is "XIL_INTERFACENAME FIFO_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_BUSIF M_AXIS, ASSOCIATED_RESET M_AXIS_ARESETN, FREQ_HZ 249997500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 249997500, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 6999930, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 6999930, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.recording_inst_0_rhd_axi_0_0_rhd_axi
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      irq1 => '0',
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4) => '0',
      s00_axi_araddr(3 downto 2) => s00_axi_araddr(3 downto 2),
      s00_axi_araddr(1 downto 0) => B"00",
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => B"000",
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4) => '0',
      s00_axi_awaddr(3 downto 2) => s00_axi_awaddr(3 downto 2),
      s00_axi_awaddr(1 downto 0) => B"00",
      s00_axi_awprot(2 downto 0) => B"000",
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => NLW_inst_s00_axi_bresp_UNCONNECTED(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => NLW_inst_s00_axi_rresp_UNCONNECTED(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
