$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Mon Sep 11 22:10:01 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end
$var wire 1 G SW [9] $end
$var wire 1 H SW [8] $end
$var wire 1 I SW [7] $end
$var wire 1 J SW [6] $end
$var wire 1 K SW [5] $end
$var wire 1 L SW [4] $end
$var wire 1 M SW [3] $end
$var wire 1 N SW [2] $end
$var wire 1 O SW [1] $end
$var wire 1 P SW [0] $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var wire 1 T devoe $end
$var wire 1 U devclrn $end
$var wire 1 V devpor $end
$var wire 1 W ww_devoe $end
$var wire 1 X ww_devclrn $end
$var wire 1 Y ww_devpor $end
$var wire 1 Z ww_CLOCK_50 $end
$var wire 1 [ ww_KEY [3] $end
$var wire 1 \ ww_KEY [2] $end
$var wire 1 ] ww_KEY [1] $end
$var wire 1 ^ ww_KEY [0] $end
$var wire 1 _ ww_SW [9] $end
$var wire 1 ` ww_SW [8] $end
$var wire 1 a ww_SW [7] $end
$var wire 1 b ww_SW [6] $end
$var wire 1 c ww_SW [5] $end
$var wire 1 d ww_SW [4] $end
$var wire 1 e ww_SW [3] $end
$var wire 1 f ww_SW [2] $end
$var wire 1 g ww_SW [1] $end
$var wire 1 h ww_SW [0] $end
$var wire 1 i ww_PC_OUT [8] $end
$var wire 1 j ww_PC_OUT [7] $end
$var wire 1 k ww_PC_OUT [6] $end
$var wire 1 l ww_PC_OUT [5] $end
$var wire 1 m ww_PC_OUT [4] $end
$var wire 1 n ww_PC_OUT [3] $end
$var wire 1 o ww_PC_OUT [2] $end
$var wire 1 p ww_PC_OUT [1] $end
$var wire 1 q ww_PC_OUT [0] $end
$var wire 1 r ww_LEDR [9] $end
$var wire 1 s ww_LEDR [8] $end
$var wire 1 t ww_LEDR [7] $end
$var wire 1 u ww_LEDR [6] $end
$var wire 1 v ww_LEDR [5] $end
$var wire 1 w ww_LEDR [4] $end
$var wire 1 x ww_LEDR [3] $end
$var wire 1 y ww_LEDR [2] $end
$var wire 1 z ww_LEDR [1] $end
$var wire 1 { ww_LEDR [0] $end
$var wire 1 | ww_EntradaB_ULA [7] $end
$var wire 1 } ww_EntradaB_ULA [6] $end
$var wire 1 ~ ww_EntradaB_ULA [5] $end
$var wire 1 !! ww_EntradaB_ULA [4] $end
$var wire 1 "! ww_EntradaB_ULA [3] $end
$var wire 1 #! ww_EntradaB_ULA [2] $end
$var wire 1 $! ww_EntradaB_ULA [1] $end
$var wire 1 %! ww_EntradaB_ULA [0] $end
$var wire 1 &! ww_Palavra_Controle [5] $end
$var wire 1 '! ww_Palavra_Controle [4] $end
$var wire 1 (! ww_Palavra_Controle [3] $end
$var wire 1 )! ww_Palavra_Controle [2] $end
$var wire 1 *! ww_Palavra_Controle [1] $end
$var wire 1 +! ww_Palavra_Controle [0] $end
$var wire 1 ,! \CLOCK_50~input_o\ $end
$var wire 1 -! \KEY[1]~input_o\ $end
$var wire 1 .! \KEY[2]~input_o\ $end
$var wire 1 /! \KEY[3]~input_o\ $end
$var wire 1 0! \SW[0]~input_o\ $end
$var wire 1 1! \SW[1]~input_o\ $end
$var wire 1 2! \SW[2]~input_o\ $end
$var wire 1 3! \SW[3]~input_o\ $end
$var wire 1 4! \SW[4]~input_o\ $end
$var wire 1 5! \SW[5]~input_o\ $end
$var wire 1 6! \SW[6]~input_o\ $end
$var wire 1 7! \SW[7]~input_o\ $end
$var wire 1 8! \SW[8]~input_o\ $end
$var wire 1 9! \SW[9]~input_o\ $end
$var wire 1 :! \PC_OUT[0]~output_o\ $end
$var wire 1 ;! \PC_OUT[1]~output_o\ $end
$var wire 1 <! \PC_OUT[2]~output_o\ $end
$var wire 1 =! \PC_OUT[3]~output_o\ $end
$var wire 1 >! \PC_OUT[4]~output_o\ $end
$var wire 1 ?! \PC_OUT[5]~output_o\ $end
$var wire 1 @! \PC_OUT[6]~output_o\ $end
$var wire 1 A! \PC_OUT[7]~output_o\ $end
$var wire 1 B! \PC_OUT[8]~output_o\ $end
$var wire 1 C! \LEDR[0]~output_o\ $end
$var wire 1 D! \LEDR[1]~output_o\ $end
$var wire 1 E! \LEDR[2]~output_o\ $end
$var wire 1 F! \LEDR[3]~output_o\ $end
$var wire 1 G! \LEDR[4]~output_o\ $end
$var wire 1 H! \LEDR[5]~output_o\ $end
$var wire 1 I! \LEDR[6]~output_o\ $end
$var wire 1 J! \LEDR[7]~output_o\ $end
$var wire 1 K! \LEDR[8]~output_o\ $end
$var wire 1 L! \LEDR[9]~output_o\ $end
$var wire 1 M! \EntradaB_ULA[0]~output_o\ $end
$var wire 1 N! \EntradaB_ULA[1]~output_o\ $end
$var wire 1 O! \EntradaB_ULA[2]~output_o\ $end
$var wire 1 P! \EntradaB_ULA[3]~output_o\ $end
$var wire 1 Q! \EntradaB_ULA[4]~output_o\ $end
$var wire 1 R! \EntradaB_ULA[5]~output_o\ $end
$var wire 1 S! \EntradaB_ULA[6]~output_o\ $end
$var wire 1 T! \EntradaB_ULA[7]~output_o\ $end
$var wire 1 U! \Palavra_Controle[0]~output_o\ $end
$var wire 1 V! \Palavra_Controle[1]~output_o\ $end
$var wire 1 W! \Palavra_Controle[2]~output_o\ $end
$var wire 1 X! \Palavra_Controle[3]~output_o\ $end
$var wire 1 Y! \Palavra_Controle[4]~output_o\ $end
$var wire 1 Z! \Palavra_Controle[5]~output_o\ $end
$var wire 1 [! \KEY[0]~input_o\ $end
$var wire 1 \! \PC|DOUT[0]~0_combout\ $end
$var wire 1 ]! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ^! \incrementaPC|Add0~2\ $end
$var wire 1 _! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 `! \incrementaPC|Add0~6\ $end
$var wire 1 a! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 b! \incrementaPC|Add0~10\ $end
$var wire 1 c! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 d! \incrementaPC|Add0~14\ $end
$var wire 1 e! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 f! \incrementaPC|Add0~18\ $end
$var wire 1 g! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 h! \incrementaPC|Add0~22\ $end
$var wire 1 i! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 j! \incrementaPC|Add0~26\ $end
$var wire 1 k! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 l! \ROM1|memROM~1_combout\ $end
$var wire 1 m! \DECODER|Equal5~0_combout\ $end
$var wire 1 n! \ROM1|memROM~3_combout\ $end
$var wire 1 o! \ROM1|memROM~4_combout\ $end
$var wire 1 p! \DECODER|Equal5~1_combout\ $end
$var wire 1 q! \ROM1|memROM~5_combout\ $end
$var wire 1 r! \RAM1|process_0~0_combout\ $end
$var wire 1 s! \RAM1|ram~123_combout\ $end
$var wire 1 t! \RAM1|ram~25_q\ $end
$var wire 1 u! \RAM1|ram~124_combout\ $end
$var wire 1 v! \RAM1|ram~41_q\ $end
$var wire 1 w! \RAM1|ram~126_combout\ $end
$var wire 1 x! \RAM1|ram~33_q\ $end
$var wire 1 y! \ROM1|memROM~6_combout\ $end
$var wire 1 z! \ROM1|memROM~7_combout\ $end
$var wire 1 {! \RAM1|ram~125_combout\ $end
$var wire 1 |! \RAM1|ram~17_q\ $end
$var wire 1 }! \RAM1|ram~81_combout\ $end
$var wire 1 ~! \RAM1|ram~121_combout\ $end
$var wire 1 !" \RAM1|ram~49_q\ $end
$var wire 1 "" \RAM1|ram~122_combout\ $end
$var wire 1 #" \RAM1|ram~57_q\ $end
$var wire 1 $" \RAM1|ram~85_combout\ $end
$var wire 1 %" \ULA1|Add0~34_cout\ $end
$var wire 1 &" \ULA1|Add0~1_sumout\ $end
$var wire 1 '" \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 (" \ROM1|memROM~0_combout\ $end
$var wire 1 )" \ROM1|memROM~2_combout\ $end
$var wire 1 *" \DECODER|saida~1_combout\ $end
$var wire 1 +" \RAM1|ram~26_q\ $end
$var wire 1 ," \RAM1|ram~42_q\ $end
$var wire 1 -" \RAM1|ram~34_q\ $end
$var wire 1 ." \RAM1|ram~18_q\ $end
$var wire 1 /" \RAM1|ram~86_combout\ $end
$var wire 1 0" \RAM1|ram~50_q\ $end
$var wire 1 1" \RAM1|ram~58_q\ $end
$var wire 1 2" \RAM1|ram~90_combout\ $end
$var wire 1 3" \ULA1|Add0~2\ $end
$var wire 1 4" \ULA1|Add0~5_sumout\ $end
$var wire 1 5" \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 6" \RAM1|ram~27_q\ $end
$var wire 1 7" \RAM1|ram~43_q\ $end
$var wire 1 8" \RAM1|ram~35_q\ $end
$var wire 1 9" \RAM1|ram~19_q\ $end
$var wire 1 :" \RAM1|ram~91_combout\ $end
$var wire 1 ;" \RAM1|ram~51_q\ $end
$var wire 1 <" \RAM1|ram~59_q\ $end
$var wire 1 =" \RAM1|ram~95_combout\ $end
$var wire 1 >" \ULA1|Add0~6\ $end
$var wire 1 ?" \ULA1|Add0~9_sumout\ $end
$var wire 1 @" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 A" \RAM1|ram~28_q\ $end
$var wire 1 B" \RAM1|ram~44_q\ $end
$var wire 1 C" \RAM1|ram~36_q\ $end
$var wire 1 D" \RAM1|ram~20_q\ $end
$var wire 1 E" \RAM1|ram~96_combout\ $end
$var wire 1 F" \RAM1|ram~52_q\ $end
$var wire 1 G" \RAM1|ram~60_q\ $end
$var wire 1 H" \RAM1|ram~100_combout\ $end
$var wire 1 I" \ULA1|Add0~10\ $end
$var wire 1 J" \ULA1|Add0~13_sumout\ $end
$var wire 1 K" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 L" \RAM1|ram~29_q\ $end
$var wire 1 M" \RAM1|ram~45_q\ $end
$var wire 1 N" \RAM1|ram~37_q\ $end
$var wire 1 O" \RAM1|ram~21_q\ $end
$var wire 1 P" \RAM1|ram~101_combout\ $end
$var wire 1 Q" \RAM1|ram~53_q\ $end
$var wire 1 R" \RAM1|ram~61_q\ $end
$var wire 1 S" \RAM1|ram~105_combout\ $end
$var wire 1 T" \ULA1|Add0~14\ $end
$var wire 1 U" \ULA1|Add0~17_sumout\ $end
$var wire 1 V" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 W" \RAM1|ram~30_q\ $end
$var wire 1 X" \RAM1|ram~46_q\ $end
$var wire 1 Y" \RAM1|ram~38_q\ $end
$var wire 1 Z" \RAM1|ram~22_q\ $end
$var wire 1 [" \RAM1|ram~106_combout\ $end
$var wire 1 \" \RAM1|ram~54_q\ $end
$var wire 1 ]" \RAM1|ram~62_q\ $end
$var wire 1 ^" \RAM1|ram~110_combout\ $end
$var wire 1 _" \ULA1|Add0~18\ $end
$var wire 1 `" \ULA1|Add0~21_sumout\ $end
$var wire 1 a" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 b" \RAM1|ram~31_q\ $end
$var wire 1 c" \RAM1|ram~47_q\ $end
$var wire 1 d" \RAM1|ram~39_q\ $end
$var wire 1 e" \RAM1|ram~23_q\ $end
$var wire 1 f" \RAM1|ram~111_combout\ $end
$var wire 1 g" \RAM1|ram~55_q\ $end
$var wire 1 h" \RAM1|ram~63_q\ $end
$var wire 1 i" \RAM1|ram~115_combout\ $end
$var wire 1 j" \ULA1|Add0~22\ $end
$var wire 1 k" \ULA1|Add0~25_sumout\ $end
$var wire 1 l" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 m" \RAM1|ram~32_q\ $end
$var wire 1 n" \RAM1|ram~48_q\ $end
$var wire 1 o" \RAM1|ram~40_q\ $end
$var wire 1 p" \RAM1|ram~24_q\ $end
$var wire 1 q" \RAM1|ram~116_combout\ $end
$var wire 1 r" \RAM1|ram~56_q\ $end
$var wire 1 s" \RAM1|ram~64_q\ $end
$var wire 1 t" \RAM1|ram~120_combout\ $end
$var wire 1 u" \ULA1|Add0~26\ $end
$var wire 1 v" \ULA1|Add0~29_sumout\ $end
$var wire 1 w" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 x" \DECODER|saida~0_combout\ $end
$var wire 1 y" \REGA|DOUT\ [7] $end
$var wire 1 z" \REGA|DOUT\ [6] $end
$var wire 1 {" \REGA|DOUT\ [5] $end
$var wire 1 |" \REGA|DOUT\ [4] $end
$var wire 1 }" \REGA|DOUT\ [3] $end
$var wire 1 ~" \REGA|DOUT\ [2] $end
$var wire 1 !# \REGA|DOUT\ [1] $end
$var wire 1 "# \REGA|DOUT\ [0] $end
$var wire 1 ## \PC|DOUT\ [8] $end
$var wire 1 $# \PC|DOUT\ [7] $end
$var wire 1 %# \PC|DOUT\ [6] $end
$var wire 1 &# \PC|DOUT\ [5] $end
$var wire 1 '# \PC|DOUT\ [4] $end
$var wire 1 (# \PC|DOUT\ [3] $end
$var wire 1 )# \PC|DOUT\ [2] $end
$var wire 1 *# \PC|DOUT\ [1] $end
$var wire 1 +# \PC|DOUT\ [0] $end
$var wire 1 ,# \DECODER|ALT_INV_Equal5~1_combout\ $end
$var wire 1 -# \DECODER|ALT_INV_Equal5~0_combout\ $end
$var wire 1 .# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 0# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 8# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 9# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 :# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 ;# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 <# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 =# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 ># \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 @# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 A# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~120_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~115_combout\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~110_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~105_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~100_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 a# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~90_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 e# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 i# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 j# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 k# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 o# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 p# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 q# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 r# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 s# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 t# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 u# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 v# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 w# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 x# \RAM1|ALT_INV_ram~116_combout\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~111_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~106_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~101_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 "$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 #$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 $$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 %$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 &$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 '$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ($ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 )$ \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0Q
1R
xS
1T
1U
1V
1W
1X
1Y
xZ
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
1Y!
1Z!
1[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
1l!
1m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
1z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
13"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
1>"
1?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
1,#
0-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
0a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
0i#
1j#
1k#
1l#
0m#
1n#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
x*
x+
x,
1-
x[
x\
x]
1^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
1#!
0$!
0%!
1&!
1'!
1(!
0)!
0*!
0+!
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
$end
#10000
0-
0^
0[!
#20000
1-
1^
1[!
1+#
1~"
0'$
0w#
0\!
1]!
0m!
1n!
0q!
1r!
0z!
1("
0?"
1I"
0n#
1a#
0.#
1i#
0k#
1-#
1E!
1:!
0J"
1T"
1o!
1{!
1?"
0@"
0*"
1y
1q
0U"
1_"
0j#
15
1F
1U!
0L!
0X!
0Z!
1s!
0{!
0`"
1j"
1+!
0r
0(!
0&!
1=
0:
08
0.
0Y!
0O!
0k"
1u"
0'!
0#!
0v"
09
0'
#30000
0-
0^
0[!
#40000
1-
1^
1[!
0+#
1*#
16"
0F#
0v#
1w#
1\!
1m!
1q!
0r!
1y!
0("
1:"
0}#
1n#
0e#
1.#
0i#
0-#
1;!
0:!
1&"
03"
1'"
0s!
14"
0>"
15"
0:"
1*"
1="
1p
0q
0^#
1}#
0F
1E
0U!
1L!
1X!
1Z!
0?"
04"
0="
0+!
1r
1(!
1&!
1^#
0=
1:
18
1.
1Y!
1N!
1M!
1'!
1$!
1%!
19
1)
1(
#50000
0-
0^
0[!
#60000
1-
1^
1[!
1+#
1"#
1!#
0~"
1'$
0($
0)$
0w#
0\!
0]!
1^!
0m!
0n!
0q!
1r!
0y!
1("
0&"
13"
14"
1?"
0I"
0n#
1e#
0.#
1i#
1k#
1-#
0E!
1D!
1C!
1:!
1J"
0T"
04"
1>"
1_!
1&"
0'"
0o!
1s!
14"
05"
1:"
0*"
0y
1z
1{
1q
0?"
1I"
1U"
0_"
0}#
1j#
17
16
05
1F
1U!
0L!
0X!
0Z!
0s!
1{!
0:"
1="
1`"
0j"
0J"
1T"
1+!
0r
0(!
0&!
0^#
1}#
1=
0:
08
0.
0Y!
0N!
0M!
0U"
1_"
1k"
0u"
0="
1?"
0I"
1@"
0'!
0$!
0%!
1v"
0`"
1j"
1^#
09
0)
0(
1J"
0T"
0?"
1I"
0@"
0k"
1u"
1U"
0_"
1O!
0v"
0J"
1T"
1`"
0j"
1#!
0U"
1_"
1'
0O!
1k"
0u"
0`"
1j"
0#!
1v"
0'
0k"
1u"
0v"
#70000
0-
0^
0[!
#80000
1-
1^
1[!
0+#
0*#
1)#
1|!
1."
0H#
0L#
0u#
1v#
1w#
1\!
0^!
0_!
1`!
1p!
0r!
0("
1)"
1*"
1x"
1}!
1/"
0l#
1n#
1.#
0,#
1<!
0;!
0:!
1a!
1_!
0`!
0~#
0!$
0%"
0&"
04"
1?"
0I"
1J"
0T"
1U"
0_"
1`"
0j"
1k"
0u"
1v"
0{!
1o
0p
0q
1$"
12"
0a!
0F
0E
1D
1V!
1Y!
0U!
1K!
1W!
0v"
0k"
0`"
0U"
0J"
1&"
03"
0b#
0f#
1*!
1'!
0+!
1s
1)!
0&"
13"
1'"
15"
0=
1<
1;
19
1/
14"
1N!
1M!
1$!
1%!
1)
1(
#90000
0-
0^
0[!
#100000
1-
1^
1[!
1+#
0"#
1~"
0'$
1)$
0w#
0\!
1]!
1&"
03"
0?"
1I"
1E!
0C!
1:!
1J"
04"
1y
0{
1q
07
15
1F
#110000
0-
0^
0[!
#120000
1-
1^
1[!
0+#
1*#
1"#
0!#
0~"
1}"
0&$
1'$
1($
0)$
0v#
1w#
1\!
1n!
0p!
1("
0&"
13"
14"
0>"
1?"
0I"
0J"
1T"
0n#
1,#
0k#
1F!
0E!
0D!
1C!
1;!
0:!
1U"
1J"
0T"
0?"
04"
1>"
1o!
1%"
1&"
03"
14"
0>"
1?"
0J"
1T"
0U"
1_"
1`"
1k"
1v"
1x
0y
0z
1{
1p
0q
0?"
1I"
1U"
0_"
0j#
17
06
05
14
0F
1E
0K!
0W!
0`"
1j"
0U"
1_"
1?"
0I"
04"
0&"
13"
0}!
0/"
1:"
1`"
0j"
1J"
0s
0)!
14"
0J"
0`"
1j"
0k"
1u"
0}#
1~#
1!$
0/
0;
1k"
0u"
0$"
02"
1="
0v"
0k"
1u"
1v"
0^#
1b#
1f#
0v"
1&"
0'"
04"
1>"
05"
0?"
1@"
1?"
1O!
0N!
0M!
1#!
0$!
0%!
0)
0(
1'
#130000
0-
0^
0[!
#140000
1-
1^
1[!
1+#
1~"
0}"
1&$
0'$
0w#
0\!
0]!
1^!
0n!
0("
0)"
0?"
1I"
1J"
0T"
1l#
1n#
1k#
0F!
1E!
1:!
1U"
0_"
0J"
1T"
0_!
1`!
0o!
0*"
0x"
0x
1y
1q
1a!
0U"
1_"
1`"
0j"
1j#
15
04
1F
1}!
1/"
0:"
1k"
0u"
0`"
1j"
1}#
0~#
0!$
0V!
0Y!
0k"
1u"
1v"
1$"
12"
0="
0*!
0'!
0v"
1^#
0b#
0f#
0<
09
0&"
1'"
14"
0>"
15"
1?"
0@"
0?"
0O!
1N!
1M!
0#!
1$!
1%!
1)
1(
0'
#150000
0-
0^
0[!
#160000
