TimeQuest Timing Analyzer report for FIR_audio_lcd
Tue Jan 14 15:12:25 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'bclk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'bclk'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'sys_clk'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'sys_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'bclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 62. Slow 1200mV 0C Model Fmax Summary
 63. Slow 1200mV 0C Model Setup Summary
 64. Slow 1200mV 0C Model Hold Summary
 65. Slow 1200mV 0C Model Recovery Summary
 66. Slow 1200mV 0C Model Removal Summary
 67. Slow 1200mV 0C Model Minimum Pulse Width Summary
 68. Slow 1200mV 0C Model Setup: 'sys_clk'
 69. Slow 1200mV 0C Model Setup: 'bclk'
 70. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Slow 1200mV 0C Model Hold: 'bclk'
 72. Slow 1200mV 0C Model Hold: 'sys_clk'
 73. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 74. Slow 1200mV 0C Model Recovery: 'sys_clk'
 75. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 76. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 77. Slow 1200mV 0C Model Removal: 'sys_clk'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'bclk'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. MTBF Summary
 86. Synchronizer Summary
 87. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
117. Fast 1200mV 0C Model Setup Summary
118. Fast 1200mV 0C Model Hold Summary
119. Fast 1200mV 0C Model Recovery Summary
120. Fast 1200mV 0C Model Removal Summary
121. Fast 1200mV 0C Model Minimum Pulse Width Summary
122. Fast 1200mV 0C Model Setup: 'sys_clk'
123. Fast 1200mV 0C Model Setup: 'bclk'
124. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
125. Fast 1200mV 0C Model Hold: 'sys_clk'
126. Fast 1200mV 0C Model Hold: 'bclk'
127. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
128. Fast 1200mV 0C Model Recovery: 'sys_clk'
129. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
130. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
131. Fast 1200mV 0C Model Removal: 'sys_clk'
132. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
133. Fast 1200mV 0C Model Minimum Pulse Width: 'bclk'
134. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
135. Setup Times
136. Hold Times
137. Clock to Output Times
138. Minimum Clock to Output Times
139. MTBF Summary
140. Synchronizer Summary
141. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
171. Multicorner Timing Analysis Summary
172. Setup Times
173. Hold Times
174. Clock to Output Times
175. Minimum Clock to Output Times
176. Board Trace Model Assignments
177. Input Transition Times
178. Signal Integrity Metrics (Slow 1200mv 0c Model)
179. Signal Integrity Metrics (Slow 1200mv 85c Model)
180. Signal Integrity Metrics (Fast 1200mv 0c Model)
181. Setup Transfers
182. Hold Transfers
183. Recovery Transfers
184. Removal Transfers
185. Report TCCS
186. Report RSKM
187. Unconstrained Paths
188. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; FIR_audio_lcd                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.4%      ;
;     Processors 3-4         ;   7.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; FIR_audio_lcd.out.sdc ; OK     ; Tue Jan 14 15:12:13 2020 ;
+-----------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; bclk                ; Base ; 82.000  ; 12.2 MHz  ; 0.000 ; 41.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { aud_bclk }            ;
; sys_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 35.6 MHz   ; 35.6 MHz        ; sys_clk             ;      ;
; 69.1 MHz   ; 69.1 MHz        ; altera_reserved_tck ;      ;
; 138.99 MHz ; 138.99 MHz      ; bclk                ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; -8.092 ; -34.940       ;
; bclk                ; 39.303 ; 0.000         ;
; altera_reserved_tck ; 42.764 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.328 ; 0.000         ;
; bclk                ; 0.365 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 15.193 ; 0.000         ;
; altera_reserved_tck ; 47.935 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.132 ; 0.000         ;
; sys_clk             ; 2.749 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sys_clk             ; 9.512  ; 0.000              ;
; bclk                ; 40.517 ; 0.000              ;
; altera_reserved_tck ; 49.456 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.092 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.398      ; 28.511     ;
; -8.014 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.394      ; 28.429     ;
; -7.988 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 28.409     ;
; -7.951 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 28.360     ;
; -7.910 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 28.331     ;
; -7.862 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 28.271     ;
; -7.859 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 28.268     ;
; -7.841 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 28.262     ;
; -7.731 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 28.152     ;
; -7.685 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 28.094     ;
; -7.638 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 28.047     ;
; -7.567 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.976     ;
; -7.552 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.961     ;
; -7.548 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.957     ;
; -7.512 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 27.933     ;
; -7.450 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.859     ;
; -7.374 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.783     ;
; -7.305 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.714     ;
; -7.155 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 27.564     ;
; -5.525 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.391      ; 25.937     ;
; -5.447 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.387      ; 25.855     ;
; -5.421 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 25.835     ;
; -5.384 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.786     ;
; -5.343 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 25.757     ;
; -5.295 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.697     ;
; -5.292 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.694     ;
; -5.274 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 25.688     ;
; -5.164 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 25.578     ;
; -5.118 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.520     ;
; -5.071 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.473     ;
; -5.000 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.402     ;
; -4.985 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.387     ;
; -4.981 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.383     ;
; -4.945 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 25.359     ;
; -4.883 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.285     ;
; -4.807 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.209     ;
; -4.738 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 25.140     ;
; -4.630 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 25.051     ;
; -4.588 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.381      ; 24.990     ;
; -4.557 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 24.978     ;
; -3.078 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 23.047     ;
; -2.922 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 22.903     ;
; -2.826 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.795     ;
; -2.739 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.708     ;
; -2.670 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 22.651     ;
; -2.567 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.536     ;
; -2.487 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.456     ;
; -2.455 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.424     ;
; -2.411 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 22.392     ;
; -2.299 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 22.280     ;
; -2.285 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 22.256     ;
; -2.228 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.197     ;
; -2.116 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.052     ; 22.085     ;
; -2.063 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 22.477     ;
; -2.033 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 22.004     ;
; -1.990 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.393      ; 22.404     ;
; -1.989 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.046     ; 21.964     ;
; -1.907 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.386      ; 22.314     ;
; -1.800 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.398      ; 22.219     ;
; -1.774 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 21.745     ;
; -1.737 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.046     ; 21.712     ;
; -1.722 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.394      ; 22.137     ;
; -1.696 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 22.117     ;
; -1.662 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 21.633     ;
; -1.659 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 22.068     ;
; -1.618 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 22.039     ;
; -1.570 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.979     ;
; -1.567 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.976     ;
; -1.549 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 21.970     ;
; -1.478 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.046     ; 21.453     ;
; -1.439 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 21.860     ;
; -1.393 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.802     ;
; -1.382 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.386      ; 21.789     ;
; -1.366 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.046     ; 21.341     ;
; -1.346 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.755     ;
; -1.302 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.283     ;
; -1.302 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.283     ;
; -1.302 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.283     ;
; -1.302 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.283     ;
; -1.302 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.283     ;
; -1.275 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.684     ;
; -1.260 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.669     ;
; -1.256 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.665     ;
; -1.220 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.400      ; 21.641     ;
; -1.158 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.567     ;
; -1.082 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.491     ;
; -1.050 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.031     ;
; -1.050 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.031     ;
; -1.050 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.031     ;
; -1.050 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.031     ;
; -1.050 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 21.031     ;
; -1.013 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.422     ;
; -0.863 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.388      ; 21.272     ;
; -0.791 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.772     ;
; -0.791 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.772     ;
; -0.791 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.772     ;
; -0.791 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.772     ;
; -0.791 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.772     ;
; -0.679 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.660     ;
; -0.679 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 20.660     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 39.303 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                   ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.272      ; 1.990      ;
; 39.773 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[5]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.238      ; 1.486      ;
; 39.901 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[4]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.238      ; 1.358      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][22]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][21]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][20]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][19]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][17]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][16]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][15]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][14]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][13]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][12]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][11]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][10]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][9]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 74.805 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][8]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.673     ; 6.543      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.124 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][24]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.718     ; 6.179      ;
; 75.240 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.414     ; 6.414      ;
; 75.240 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.413     ; 6.415      ;
; 75.241 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0  ; bclk         ; bclk        ; 82.000       ; -0.407     ; 6.420      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a2                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a3                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a4                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a5                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a6                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a7                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a8                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a9                    ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a10                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a11                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a12                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a13                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a14                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a15                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a16                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a18                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a19                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a20                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a21                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a22                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a29                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a30                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a31                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a32                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a33                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a34                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a35                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a36                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a37                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a45                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a46                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a47                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a48                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.242 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a49                   ; bclk         ; bclk        ; 82.000       ; -0.455     ; 6.239      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.291 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.678     ; 6.052      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][26]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][25]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][24]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][23]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][22]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.361 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][21]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.609     ; 6.051      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.705     ; 5.791      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][25]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][20]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][18]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][17]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][16]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][15]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
; 75.549 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][14]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.780     ; 5.692      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 7.435      ;
; 42.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 7.422      ;
; 42.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 7.314      ;
; 42.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 7.258      ;
; 42.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 7.245      ;
; 43.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 7.190      ;
; 43.026 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 7.173      ;
; 43.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 6.878      ;
; 43.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.827      ;
; 43.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.636      ;
; 43.573 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 6.627      ;
; 43.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.281      ;
; 43.931 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 6.273      ;
; 44.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 6.184      ;
; 44.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.109      ;
; 44.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 6.033      ;
; 44.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.956      ;
; 44.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 5.683      ;
; 44.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.356      ;
; 45.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.180      ; 5.191      ;
; 45.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.342      ;
; 46.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 4.193      ;
; 46.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.863      ;
; 46.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.783      ;
; 46.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.653      ;
; 46.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.339      ;
; 46.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.319      ;
; 49.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 0.894      ;
; 92.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.399     ; 6.910      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.526      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.521      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.520      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.502      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
; 93.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.491      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.490      ; 1.072      ;
; 0.330 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[90]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.070      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.487      ; 1.075      ;
; 0.359 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[65]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.099      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.138      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[56]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.141      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.145      ;
; 0.407 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[45]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.482      ; 1.143      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.146      ;
; 0.409 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[9]                                                                                                                                                                                                                 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.144      ;
; 0.409 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[24]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.149      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.149      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.153      ;
; 0.414 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[11]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.152      ;
; 0.415 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[39]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.154      ;
; 0.415 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[3]                                                                                                                       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.154      ;
; 0.415 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[19]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.155      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.153      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.155      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.154      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.154      ;
; 0.416 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[92]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.153      ;
; 0.416 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[41]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.154      ;
; 0.418 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[16]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.157      ;
; 0.418 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.157      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.159      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.154      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.159      ;
; 0.419 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[103]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.157      ;
; 0.420 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[26]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.163      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.476      ; 1.151      ;
; 0.422 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[100]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.161      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.163      ;
; 0.423 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[15]                                                                                                                                                                                                                ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.158      ;
; 0.423 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[54]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.162      ;
; 0.424 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[40]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.484      ; 1.162      ;
; 0.425 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[75]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.160      ;
; 0.428 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[114]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.171      ;
; 0.428 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[12]                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.163      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.483      ; 1.168      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.167      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.168      ;
; 0.435 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[47]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.170      ;
; 0.436 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.176      ;
; 0.436 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[18]                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.165      ;
; 0.437 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[11]                                                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.166      ;
; 0.438 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[15]                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.167      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.172      ;
; 0.441 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.475      ; 1.170      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.181      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.184      ;
; 0.445 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[102]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.486      ; 1.185      ;
; 0.445 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[109]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.180      ;
; 0.446 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.485      ; 1.185      ;
; 0.446 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][14]                                                                                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.489      ; 1.189      ;
; 0.447 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[7]                                                                                                                                                                                                                 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.182      ;
; 0.447 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.481      ; 1.182      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.473      ; 1.177      ;
; 0.452 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[17]                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.474      ; 1.180      ;
; 0.452 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|rd_en                                                                                                                                                                                                                  ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|rd_en                                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|rd_state.10                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|rd_state.10                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|rd_state.00                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|rd_state.00                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|fifo_rd_req                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|fifo_rd_req                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk                                                                                                                                                                                                    ; wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|wr_state.10                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.10                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|wr_state.00                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.00                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:inst10|fifo_ctrl:1|wr_state.01                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.01                                                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                   ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                  ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                         ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[2]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[2]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.420      ; 0.997      ;
; 0.414 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.385      ; 1.011      ;
; 0.420 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.385      ; 1.017      ;
; 0.467 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][10]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.115      ; 0.794      ;
; 0.484 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.425      ; 1.163      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.746      ;
; 0.495 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.088      ; 0.795      ;
; 0.495 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.088      ; 0.795      ;
; 0.497 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.758      ;
; 0.499 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.425      ; 1.178      ;
; 0.501 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.105      ; 0.818      ;
; 0.507 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.425      ; 1.186      ;
; 0.509 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                                                                           ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.777      ;
; 0.518 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[8]                                                                                                   ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[3]                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.074      ; 0.804      ;
; 0.519 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.normal                                                                                   ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.786      ;
; 0.524 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6]                                                            ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.793      ;
; 0.527 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3]                                                            ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.795      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.795      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.793      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][2]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.054      ; 0.794      ;
; 0.528 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5]                                                            ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.796      ;
; 0.530 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.794      ;
; 0.531 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.795      ;
; 0.531 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.795      ;
; 0.532 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.796      ;
; 0.532 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.796      ;
; 0.534 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.055      ; 0.801      ;
; 0.535 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.056      ; 0.803      ;
; 0.558 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][10]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.794      ;
; 0.558 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.794      ;
; 0.558 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.795      ;
; 0.559 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][14]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][14]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.795      ;
; 0.559 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][13]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][13]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.795      ;
; 0.559 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.795      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.805      ;
; 0.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.807      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.808      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.809      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.808      ;
; 0.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.809      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.193 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.098     ; 4.730      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.196 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.099     ; 4.726      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.266 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.653      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.649      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.269 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.650      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.272 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.646      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.286 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.633      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.289 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.629      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.313 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.102     ; 4.606      ;
; 15.316 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.103     ; 4.602      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 2.269      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.932      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.932      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.932      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.931      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.930      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.928      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.927      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.923      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
; 96.009 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.924      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.424      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.713      ;
; 1.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.914      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.067      ;
; 1.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.162      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 1.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.288      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 3.746      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.745      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.743      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.752      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 3.744      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.745      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.748      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.748      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.748      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.748      ;
; 3.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 3.748      ;
; 3.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.753      ;
; 3.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.754      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_clk'                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.749 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.019      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.751 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.022      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.783 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.053      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.785 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.056      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.886 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.156      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 2.888 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.159      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.047 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 3.317      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.049 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.320      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.179 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.059      ; 3.450      ;
; 3.181 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.060      ; 3.453      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9                           ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9                           ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT11                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT12                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT13                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT14                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT15                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT16                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT17                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT18                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT19                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT2                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT20                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT21                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT22                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT23                 ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT3                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT4                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT5                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT6                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT7                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT8                  ;
; 9.512 ; 9.913        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT9                  ;
; 9.513 ; 9.914        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.513 ; 9.914        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.513 ; 9.914        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.513 ; 9.914        ; 0.401          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'bclk'                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.517 ; 40.737       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb ;
; 40.525 ; 40.745       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[5]                                                                                ;
; 40.528 ; 40.748       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[4]                                                                                     ;
; 40.530 ; 40.750       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                     ;
; 40.530 ; 40.750       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                     ;
; 40.534 ; 40.754       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[10]                                                                               ;
; 40.534 ; 40.754       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[11]                                                                               ;
; 40.534 ; 40.754       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[12]                                                                               ;
; 40.534 ; 40.754       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[6]                                                                                ;
; 40.534 ; 40.754       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[9]                                                                                ;
; 40.541 ; 40.761       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][8]                                                                             ;
; 40.543 ; 40.763       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][9]                                                                             ;
; 40.545 ; 40.765       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[0]                                                                                                                                                       ;
; 40.545 ; 40.765       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[1]                                                                                                                                                       ;
; 40.545 ; 40.765       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[2]                                                                                                                                                       ;
; 40.545 ; 40.765       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[3]                                                                                                                                                       ;
; 40.545 ; 40.765       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[4]                                                                                                                                                       ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                    ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                    ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                    ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                    ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                     ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                     ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                     ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                     ;
; 40.547 ; 40.767       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_done                                                                                                                                                           ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[0]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[10]                                                                                    ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[1]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[2]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[3]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[4]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[5]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[6]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[7]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[8]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[9]                                                                                     ;
; 40.548 ; 40.768       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[1]                                                                                     ;
; 40.550 ; 40.770       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[15]                                                                                        ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[0]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[1]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[0]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[1]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[1]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[2]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[3]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[4]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[7]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[8]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[10]                                                                                    ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[2]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[4]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[7]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[8]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[9]                                                                                     ;
; 40.553 ; 40.773       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][13]                                                                            ;
; 40.555 ; 40.775       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][2]                                                                             ;
; 40.566 ; 40.786       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n|pipe[0][18]                                                                            ;
; 40.566 ; 40.786       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n|pipe[0][19]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[10]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[11]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[12]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[13]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[14]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[15]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[16]                                                                                   ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[8]                                                                                    ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_15_pp|data_out[9]                                                                                    ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][10]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][11]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][12]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][13]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][14]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][16]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][17]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][18]                                                                            ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][8]                                                                             ;
; 40.568 ; 40.788       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][9]                                                                             ;
; 40.569 ; 40.789       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n|pipe[0][6]                                                                             ;
; 40.569 ; 40.789       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][20]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][16]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][17]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][18]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][19]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][20]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][21]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][22]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][23]                                                                            ;
; 40.571 ; 40.791       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][24]                                                                            ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[11]                                                                                   ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[1]                                                                                    ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[0]                                                                                    ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[1]                                                                                    ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[6]                                                                                    ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[7]                                                                                    ;
; 40.572 ; 40.792       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_11_pp|data_out[8]                                                                                    ;
; 40.576 ; 40.796       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[10]                                                                                             ;
; 40.576 ; 40.796       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[11]                                                                                             ;
; 40.576 ; 40.796       ; 0.220          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_4_sym_add|res[12]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.456 ; 49.691       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.457 ; 49.692       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.525 ; 49.745       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ;
; 49.580 ; 49.768       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ;
; 49.581 ; 49.769       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.878 ; 4.188 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.650 ; 7.635 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; 2.111 ; 2.448 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; 5.183 ; 5.352 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 3.181 ; 3.515 ; Rise       ; bclk                ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.148  ; -0.121 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.377 ; -1.481 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; -0.635 ; -0.830 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; -1.510 ; -1.799 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 1.821  ; 1.747  ; Rise       ; bclk                ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.039 ; 14.623 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 9.206  ; 9.201  ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 3.272  ; 3.230  ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 9.747  ; 9.425  ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.274  ; 3.230  ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 16.256 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 15.975 ; 15.993 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 15.915 ; 15.942 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 15.925 ; 15.952 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 15.462 ; 15.471 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 15.472 ; 15.481 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 15.259 ; 15.303 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 16.198 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 16.198 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 15.965 ; 15.983 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 16.256 ; 16.161 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 16.236 ; 16.147 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 16.251 ; 16.154 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 16.251 ; 16.154 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 3.272  ; 3.230  ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.274  ; 3.230  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.643 ; 12.234 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 8.928  ; 8.925  ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 2.775  ; 2.736  ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 7.183  ; 6.961  ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 2.777  ; 2.736  ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 7.385  ; 7.121  ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 8.082  ; 7.794  ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 8.025  ; 7.745  ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 8.035  ; 7.755  ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 7.589  ; 7.293  ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 7.599  ; 7.303  ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 7.385  ; 7.121  ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 7.385  ; 7.121  ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 7.395  ; 7.131  ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 8.296  ; 7.980  ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 8.296  ; 7.980  ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 8.072  ; 7.784  ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 8.351  ; 7.954  ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 8.333  ; 7.941  ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 8.346  ; 7.948  ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 8.346  ; 7.948  ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 7.385  ; 7.121  ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 2.775  ; 2.736  ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 2.777  ; 2.736  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.975 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                             ; Synchronization Node                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 32.975                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 18.875       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 14.100       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.331                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 18.849       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 14.482       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.440                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.058       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 14.382       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.496                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.691       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 14.805       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.668                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.850       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 14.818       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.849       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 14.868       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.058       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 14.736       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.855                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.059       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 14.796       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.058       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 14.932       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.002                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.850       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 15.152       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.020                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.683       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.337       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.059       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 14.974       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.078                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.846       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 15.232       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.105                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.845       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 15.260       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.248                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.058       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 15.190       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.846       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.407       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.847       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 15.442       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.849       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 15.759       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.746                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.057       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.689       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.846       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 16.177       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.165                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.057       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 16.108       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.339                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.847       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 16.492       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.481                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.059       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 16.422       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.090                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 80.873       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 78.217       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.157                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 80.874       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 78.283       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.230                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 81.083       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 78.147       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.326                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 81.081       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 78.245       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.357                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 80.875       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 78.482       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.496                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 81.084       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 78.412       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.503                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 80.871       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 78.632       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 39.29 MHz  ; 39.29 MHz       ; sys_clk             ;      ;
; 74.13 MHz  ; 74.13 MHz       ; altera_reserved_tck ;      ;
; 145.01 MHz ; 145.01 MHz      ; bclk                ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; -5.455 ; -11.762       ;
; bclk                ; 39.208 ; 0.000         ;
; altera_reserved_tck ; 43.255 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; bclk                ; 0.292 ; 0.000         ;
; sys_clk             ; 0.315 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 15.471 ; 0.000         ;
; altera_reserved_tck ; 48.211 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.035 ; 0.000         ;
; sys_clk             ; 2.482 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.552  ; 0.000             ;
; bclk                ; 40.361 ; 0.000             ;
; altera_reserved_tck ; 49.310 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.455 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.378      ; 25.855     ;
; -5.394 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.378      ; 25.794     ;
; -5.320 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 25.714     ;
; -5.288 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 25.692     ;
; -5.269 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 25.673     ;
; -5.256 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 25.660     ;
; -5.245 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.638     ;
; -5.183 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.576     ;
; -5.054 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 25.448     ;
; -5.047 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 25.451     ;
; -5.013 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.406     ;
; -4.993 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 25.387     ;
; -4.955 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 25.349     ;
; -4.912 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.305     ;
; -4.911 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.304     ;
; -4.861 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 25.265     ;
; -4.803 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 25.197     ;
; -4.786 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.179     ;
; -4.654 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 25.047     ;
; -3.195 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 23.588     ;
; -3.134 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 23.527     ;
; -3.060 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.365      ; 23.447     ;
; -3.028 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 23.425     ;
; -3.009 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 23.406     ;
; -2.996 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 23.393     ;
; -2.985 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 23.371     ;
; -2.923 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 23.309     ;
; -2.794 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.365      ; 23.181     ;
; -2.787 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 23.184     ;
; -2.753 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 23.139     ;
; -2.733 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.365      ; 23.120     ;
; -2.695 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.365      ; 23.082     ;
; -2.652 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 23.038     ;
; -2.651 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 23.037     ;
; -2.601 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 22.998     ;
; -2.543 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.365      ; 22.930     ;
; -2.526 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 22.912     ;
; -2.394 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.364      ; 22.780     ;
; -2.306 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 22.710     ;
; -2.239 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 22.643     ;
; -1.052 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 21.027     ;
; -0.950 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 20.935     ;
; -0.869 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.844     ;
; -0.767 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 20.752     ;
; -0.741 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.716     ;
; -0.635 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.610     ;
; -0.594 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.569     ;
; -0.558 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.533     ;
; -0.533 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 20.518     ;
; -0.492 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 20.477     ;
; -0.334 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 20.313     ;
; -0.324 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.299     ;
; -0.283 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 20.258     ;
; -0.151 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 20.130     ;
; -0.046 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 20.443     ;
; -0.035 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 20.014     ;
; 0.021  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.375      ; 20.376     ;
; 0.083  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 19.896     ;
; 0.124  ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 19.855     ;
; 0.148  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 19.831     ;
; 0.177  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.367      ; 20.212     ;
; 0.182  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.378      ; 20.218     ;
; 0.243  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.378      ; 20.157     ;
; 0.317  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 20.077     ;
; 0.349  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 20.055     ;
; 0.368  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 20.036     ;
; 0.381  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 20.023     ;
; 0.382  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 19.597     ;
; 0.392  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 20.001     ;
; 0.423  ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 19.556     ;
; 0.454  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.939     ;
; 0.583  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 19.811     ;
; 0.590  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 19.814     ;
; 0.624  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.769     ;
; 0.630  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.355     ;
; 0.630  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.355     ;
; 0.630  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.355     ;
; 0.630  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.355     ;
; 0.630  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.355     ;
; 0.644  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 19.750     ;
; 0.677  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.367      ; 19.712     ;
; 0.682  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 19.712     ;
; 0.725  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.668     ;
; 0.726  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.667     ;
; 0.776  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.382      ; 19.628     ;
; 0.813  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.172     ;
; 0.813  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.172     ;
; 0.813  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.172     ;
; 0.813  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.172     ;
; 0.813  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 19.172     ;
; 0.834  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.372      ; 19.560     ;
; 0.851  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.542     ;
; 0.983  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.371      ; 19.410     ;
; 1.047  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.938     ;
; 1.047  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.938     ;
; 1.047  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.938     ;
; 1.047  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.938     ;
; 1.047  ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.938     ;
; 1.088  ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.897     ;
; 1.088  ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.037     ; 18.897     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 39.208 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                   ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.087      ; 1.901      ;
; 39.667 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[5]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.052      ; 1.407      ;
; 39.778 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[4]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.052      ; 1.296      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][22]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][21]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][20]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][19]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][17]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][16]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][15]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][14]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][13]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][12]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][11]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][10]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][9]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.104 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][8]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.621     ; 6.297      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.394 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][24]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.674     ; 5.954      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a2                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a3                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a4                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a5                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a6                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a7                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a8                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a9                    ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a10                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a11                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a12                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a13                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a14                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a15                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a16                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a18                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a19                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a20                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a21                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a22                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a29                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a30                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a31                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a32                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a33                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a34                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a35                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a36                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a37                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a45                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a46                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a47                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a48                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.523 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a49                   ; bclk         ; bclk        ; 82.000       ; -0.454     ; 5.967      ;
; 75.524 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0  ; bclk         ; bclk        ; 82.000       ; -0.410     ; 6.125      ;
; 75.524 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.415     ; 6.120      ;
; 75.525 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.415     ; 6.119      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.557 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.628     ; 5.837      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][26]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][25]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][24]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][23]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][22]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.624 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][21]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.562     ; 5.836      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.786 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.657     ; 5.579      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][25]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][20]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][19]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][18]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][17]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][16]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][15]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
; 75.794 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][14]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.748     ; 5.480      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 7.080      ;
; 43.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 7.072      ;
; 43.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.941      ;
; 43.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.887      ;
; 43.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.885      ;
; 43.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 6.848      ;
; 43.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 6.824      ;
; 43.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 6.511      ;
; 43.835 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 6.502      ;
; 44.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 6.306      ;
; 44.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 6.204      ;
; 44.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 5.964      ;
; 44.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.893      ;
; 44.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.875      ;
; 44.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 5.805      ;
; 44.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.718      ;
; 44.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 5.636      ;
; 44.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 5.400      ;
; 45.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 5.091      ;
; 45.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 4.918      ;
; 46.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 4.148      ;
; 46.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.318      ; 3.918      ;
; 46.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.599      ;
; 46.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 3.514      ;
; 46.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 3.400      ;
; 47.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 3.144      ;
; 47.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 3.056      ;
; 49.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 0.814      ;
; 93.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 6.456      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.149      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 6.122      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.115      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.100      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
; 93.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 6.090      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.292 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[2]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[2]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.405      ; 0.892      ;
; 0.329 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.385      ; 0.909      ;
; 0.334 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.385      ; 0.914      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][10]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.113      ; 0.738      ;
; 0.445 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; bclk         ; bclk        ; 0.000        ; 0.044      ; 0.684      ;
; 0.458 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.085      ; 0.738      ;
; 0.459 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.085      ; 0.739      ;
; 0.460 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.369      ; 1.059      ;
; 0.462 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_9_sym_add|res[8]                                                                                                   ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_8_pp|data_out[3]                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.082      ; 0.739      ;
; 0.468 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.101      ; 0.764      ;
; 0.471 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[0]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_cen:U_5_sym_add|res[0]                                                                                                   ; bclk         ; bclk        ; 0.000        ; 0.449      ; 1.115      ;
; 0.471 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                                                                           ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.716      ;
; 0.476 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.369      ; 1.075      ;
; 0.481 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n|pipe[0][32]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][33]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.431      ; 1.107      ;
; 0.483 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.normal                                                                                   ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.725      ;
; 0.484 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.369      ; 1.083      ;
; 0.489 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.737      ;
; 0.489 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[0]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc27n|data_out[0]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.390      ; 1.074      ;
; 0.490 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.738      ;
; 0.490 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.052      ; 0.737      ;
; 0.491 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.053      ; 0.739      ;
; 0.491 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.737      ;
; 0.491 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[1]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[1]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.392      ; 1.079      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.051      ; 0.739      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.736      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][2]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|source_stall_reg                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.736      ;
; 0.494 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6]                                                            ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.738      ;
; 0.495 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.047      ; 0.737      ;
; 0.495 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3]                                                            ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.739      ;
; 0.496 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.740      ;
; 0.496 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5]                                                            ; bclk         ; bclk        ; 0.000        ; 0.049      ; 0.740      ;
; 0.520 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[6]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc24n|data_out[6]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.377      ; 1.092      ;
; 0.523 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.017      ; 0.735      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.315 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.432      ; 0.977      ;
; 0.316 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[90]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 0.977      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.431      ; 0.981      ;
; 0.339 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[65]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.432      ; 1.001      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.041      ;
; 0.385 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[56]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.045      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.050      ;
; 0.391 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[45]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.426      ; 1.047      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.050      ;
; 0.393 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[9]                                                                                                                                                                                                                 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                    ; sys_clk      ; sys_clk     ; 0.000        ; 0.425      ; 1.048      ;
; 0.393 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[24]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.053      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.052      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.053      ;
; 0.395 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[41]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.054      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.422      ; 1.048      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.055      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.056      ;
; 0.397 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[92]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.056      ;
; 0.397 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[39]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.057      ;
; 0.397 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[3]                                                                                                                       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.056      ;
; 0.398 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[11]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.056      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.058      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.057      ;
; 0.399 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[103]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.428      ; 1.057      ;
; 0.399 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[19]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.058      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.060      ;
; 0.400 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[16]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.060      ;
; 0.400 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.059      ;
; 0.401 ; lcd_top:inst10|fifo_ctrl:1|rd_state.10                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|rd_state.10                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|fifo_ctrl:1|rd_state.00                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|rd_state.00                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|fifo_ctrl:1|fifo_rd_req                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|fifo_rd_req                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.430      ; 1.061      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk                                                                                                                                                                                                    ; wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk                                                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|anb                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|lpp_sel                                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[0]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[1]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|low_addressa[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                  ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                         ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                             ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.HOLD                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                          ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.RUN_CNT                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                             ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|k_state.IDLE                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_m_k_counter_fft_131:\gen_le256_mk:ctrl|p[1]                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|str_count_en                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                     ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|sop                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                             ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|rd_en                                                                                                                                                                                                                  ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|rd_en                                                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                              ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_top:inst10|fifo_ctrl:1|wr_state.10                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.10                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_top:inst10|fifo_ctrl:1|wr_state.00                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.00                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; lcd_top:inst10|fifo_ctrl:1|wr_state.01                                                                                                                                                                                                                   ; lcd_top:inst10|fifo_ctrl:1|wr_state.01                                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                   ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                    ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[75]                                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.429      ; 1.061      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                           ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|fft_s2_cur.LPP_C_OUTPUT                                                                                                                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|dffe_af                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_0_dff  ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|usedw_is_0_dff          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                   ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                              ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                                                                                                                              ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|state                                                                                                                                                                                                                  ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|state                                                                                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|delay_cnt[0]                                                                                                                                                                                                           ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|delay_cnt[0]                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.749      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.750      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.751      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.471 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 4.462      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.472 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.092     ; 4.458      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.662 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.269      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.663 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.265      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.665 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.266      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.666 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.262      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.681 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.250      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.682 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.246      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.707 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.091     ; 4.224      ;
; 15.708 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.094     ; 4.220      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 2.126      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.628      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.629      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 3.623      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.627      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.626      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.626      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.626      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.626      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.618      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.619      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.620      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
; 96.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.621      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.302      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.537      ;
; 1.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.713      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.874      ;
; 1.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.943      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 1.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.056      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.373      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.378      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.378      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.378      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.378      ;
; 3.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.378      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.383      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.383      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 3.383      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 3.376      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 3.374      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.379      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.387      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.387      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.386      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
; 3.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 3.381      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.731      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.482 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.728      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.783      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.534 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.780      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 2.861      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.612 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 2.858      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.054      ; 3.022      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.773 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 3.019      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.055      ; 3.133      ;
; 2.883 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 3.130      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9                           ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT1                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT10                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT11                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT12                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT13                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT14                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT15                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT16                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT17                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT18                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT19                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT2                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT20                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT21                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT22                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT23                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT3                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT4                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT5                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT6                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT7                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT8                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult1|mac_out9~DATAOUT9                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT12 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT13 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT14 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT15 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT2  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT3  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT4  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT5  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT6  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT7  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT8  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT9  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT0  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT1  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT2  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT3  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT4  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT5  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT6  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAB_REGOUT7  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9                           ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT1                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT10                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT11                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT12                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT13                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT14                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT15                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT16                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT17                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT18                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT19                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT2                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT20                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT21                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT22                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT23                 ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT3                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT4                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT5                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT6                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT7                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT8                  ;
; 9.552 ; 9.934        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_khq2:auto_generated|ded_mult_8591:ded_mult2|mac_out9~DATAOUT9                  ;
; 9.553 ; 9.935        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT0  ;
; 9.553 ; 9.935        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT1  ;
; 9.553 ; 9.935        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT10 ;
; 9.553 ; 9.935        ; 0.382          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_dft_bfp_fft_131:\gen_dft_1:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_jgq2:auto_generated|ded_mult_8591:ded_mult2|mac_mult8~OBSERVABLEDATAA_REGOUT11 ;
+-------+--------------+----------------+-----------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'bclk'                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.361 ; 40.577       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[5]                                                                                ;
; 40.362 ; 40.578       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][9]                                                                             ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                     ;
; 40.378 ; 40.594       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                     ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[10]                                                                               ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[11]                                                                               ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[12]                                                                               ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[6]                                                                                ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|at_sink_data_int[9]                                                                                ;
; 40.381 ; 40.597       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb ;
; 40.384 ; 40.600       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[4]                                                                                     ;
; 40.387 ; 40.603       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][8]                                                                             ;
; 40.397 ; 40.613       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][2]                                                                             ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                    ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                    ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                    ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                    ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                     ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                     ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                     ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                     ;
; 40.405 ; 40.621       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_done                                                                                                                                                           ;
; 40.406 ; 40.622       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][13]                                                                            ;
; 40.407 ; 40.623       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[15]                                                                                        ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[0]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[10]                                                                                    ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[1]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[2]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[3]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[4]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[5]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[6]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[7]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[8]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_6_pp|data_out[9]                                                                                     ;
; 40.408 ; 40.624       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[1]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[0]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[1]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[0]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_3_pp|data_out[1]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[1]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[2]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[3]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[4]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[7]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_5_pp|data_out[8]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[10]                                                                                    ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[2]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[4]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[7]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[8]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_7_pp|data_out[9]                                                                                     ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[0]                                                                                                                                                       ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[1]                                                                                                                                                       ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[2]                                                                                                                                                       ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[3]                                                                                                                                                       ;
; 40.409 ; 40.625       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[4]                                                                                                                                                       ;
; 40.418 ; 40.602       ; 0.184          ; Low Pulse Width  ; bclk  ; Fall       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                           ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[10]                                                                                                                                                      ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[11]                                                                                                                                                      ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[12]                                                                                                                                                      ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[14]                                                                                                                                                      ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[5]                                                                                                                                                       ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[6]                                                                                                                                                       ;
; 40.426 ; 40.642       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|adc_data[9]                                                                                                                                                       ;
; 40.427 ; 40.643       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|data_int[24]                                                                                   ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][10]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][11]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][12]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][13]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][14]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][15]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][16]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][17]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][18]                                                                            ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][8]                                                                             ;
; 40.431 ; 40.647       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][9]                                                                             ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[11]                                                                                       ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[11]                                                                                        ;
; 40.435 ; 40.651       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[11]                                                                                        ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[10]                                                                                    ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[8]                                                                                     ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_0_pp|data_out[9]                                                                                     ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[2]                                                                                     ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[5]                                                                                     ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[6]                                                                                     ;
; 40.436 ; 40.652       ; 0.216          ; High Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_1_pp|data_out[7]                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.310 ; 49.540       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.311 ; 49.541       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.403 ; 49.619       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                 ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[0] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[1] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[2] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[3] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[5] ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                          ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                          ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                          ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                           ;
; 49.446 ; 49.630       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                           ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                 ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                  ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]               ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                          ;
; 49.447 ; 49.631       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.751 ; 4.154 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.502 ; 7.492 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; 1.764 ; 1.909 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; 4.748 ; 4.500 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 2.780 ; 3.406 ; Rise       ; bclk                ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.055  ; -0.356 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.503 ; -1.710 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; -0.385 ; -0.431 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; -1.235 ; -1.357 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 1.785  ; 1.645  ; Rise       ; bclk                ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.216 ; 13.461 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 8.278  ; 8.184  ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 3.046  ; 2.975  ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 9.124  ; 8.621  ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.048  ; 2.974  ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 15.296 ; 15.070 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 15.038 ; 14.897 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 14.976 ; 14.850 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 14.986 ; 14.860 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 14.560 ; 14.427 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 14.570 ; 14.437 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 14.323 ; 14.268 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 14.323 ; 14.268 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 14.333 ; 14.278 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 15.249 ; 15.070 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 15.249 ; 15.070 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 15.028 ; 14.887 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 15.296 ; 15.035 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 15.274 ; 15.026 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 15.293 ; 15.032 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 15.293 ; 15.032 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 14.323 ; 14.268 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 3.046  ; 2.975  ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.048  ; 2.974  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.870 ; 11.128 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 8.010  ; 7.920  ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 2.585  ; 2.518  ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 6.727  ; 6.356  ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 2.587  ; 2.517  ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 6.900  ; 6.470  ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 7.587  ; 7.075  ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 7.527  ; 7.030  ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 7.537  ; 7.040  ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 7.128  ; 6.624  ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 7.138  ; 6.634  ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 6.900  ; 6.470  ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 6.900  ; 6.470  ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 6.910  ; 6.480  ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 7.789  ; 7.240  ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 7.789  ; 7.240  ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 7.577  ; 7.065  ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 7.833  ; 7.207  ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 7.814  ; 7.198  ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 7.831  ; 7.204  ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 7.831  ; 7.204  ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 6.900  ; 6.470  ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 2.585  ; 2.518  ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 2.587  ; 2.517  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.357 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                             ; Synchronization Node                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.357                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 18.985       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 14.372       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.711                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 18.947       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 14.764       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.154       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 14.687       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 33.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 18.789       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 15.089       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 18.948       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 15.077       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 18.948       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 15.154       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.177                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.154       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 15.023       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.240                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.155       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 15.085       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.323                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.154       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 15.169       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.343                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 18.947       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 15.396       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.396                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.155       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 15.241       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.397                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.791       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 15.606       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 18.944       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 15.470       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.484                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 18.944       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 15.540       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.619                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 18.945       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 15.674       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.154       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 15.473       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 18.944       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 15.688       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 34.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 18.947       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 15.985       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.152       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 15.918       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.360                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 18.945       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 16.415       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.501                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.153       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 16.348       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.650                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 18.946       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 16.704       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 35.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.155       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 16.637       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.388                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 80.970       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 78.418       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.491                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 80.970       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 78.521       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.528                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 81.177       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 78.351       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.630                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 81.175       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 78.455       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.646                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 80.971       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 78.675       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.780                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 80.968       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 78.812       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 159.785                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 81.178       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 78.607       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 7.654  ; 0.000         ;
; bclk                ; 40.737 ; 0.000         ;
; altera_reserved_tck ; 46.993 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.098 ; 0.000         ;
; bclk                ; 0.143 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 17.819 ; 0.000         ;
; altera_reserved_tck ; 49.268 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.495 ; 0.000         ;
; sys_clk             ; 1.210 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sys_clk             ; 9.326  ; 0.000             ;
; bclk                ; 40.265 ; 0.000             ;
; altera_reserved_tck ; 49.459 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.654  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 12.513     ;
; 7.669  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.158      ; 12.496     ;
; 7.719  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 12.450     ;
; 7.736  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.155      ; 12.426     ;
; 7.737  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.424     ;
; 7.746  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 12.421     ;
; 7.762  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 12.405     ;
; 7.776  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 12.391     ;
; 7.784  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.377     ;
; 7.798  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.363     ;
; 7.874  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 12.293     ;
; 7.881  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.155      ; 12.281     ;
; 7.884  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.277     ;
; 7.915  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.246     ;
; 7.919  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.155      ; 12.243     ;
; 7.923  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.155      ; 12.239     ;
; 7.982  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.179     ;
; 8.006  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.155      ; 12.156     ;
; 8.050  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 12.111     ;
; 8.806  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 11.355     ;
; 8.821  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.152      ; 11.338     ;
; 8.871  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 11.292     ;
; 8.888  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.149      ; 11.268     ;
; 8.889  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.266     ;
; 8.898  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 11.263     ;
; 8.914  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 11.247     ;
; 8.928  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 11.233     ;
; 8.936  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.219     ;
; 8.950  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.205     ;
; 9.026  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 11.135     ;
; 9.033  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.149      ; 11.123     ;
; 9.036  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.119     ;
; 9.067  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.088     ;
; 9.071  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.149      ; 11.085     ;
; 9.075  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.149      ; 11.081     ;
; 9.134  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 11.021     ;
; 9.158  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.149      ; 10.998     ;
; 9.182  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 10.985     ;
; 9.199  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 10.968     ;
; 9.202  ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.148      ; 10.953     ;
; 9.828  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 10.160     ;
; 9.844  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.013     ; 10.150     ;
; 9.938  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 10.050     ;
; 9.950  ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 10.038     ;
; 9.954  ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.013     ; 10.040     ;
; 10.060 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 9.928      ;
; 10.117 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 9.871      ;
; 10.126 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.017     ; 9.864      ;
; 10.133 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.013     ; 9.861      ;
; 10.175 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 9.813      ;
; 10.191 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; sys_clk      ; sys_clk     ; 20.000       ; -0.013     ; 9.803      ;
; 10.236 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.017     ; 9.754      ;
; 10.239 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 9.749      ;
; 10.253 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.021     ; 9.733      ;
; 10.297 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; sys_clk      ; sys_clk     ; 20.000       ; -0.019     ; 9.691      ;
; 10.334 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][13]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 9.827      ;
; 10.351 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][12]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[1]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.154      ; 9.810      ;
; 10.363 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.021     ; 9.623      ;
; 10.386 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][10]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.152      ; 9.773      ;
; 10.415 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.017     ; 9.575      ;
; 10.449 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 9.720      ;
; 10.464 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.160      ; 9.703      ;
; 10.473 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.017     ; 9.517      ;
; 10.514 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.164      ; 9.657      ;
; 10.531 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.157      ; 9.633      ;
; 10.532 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.631      ;
; 10.541 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 9.628      ;
; 10.542 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.021     ; 9.444      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.436      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.436      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.436      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.436      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|source_data[30]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.436      ;
; 10.557 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 9.612      ;
; 10.571 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][4] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 9.598      ;
; 10.579 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.584      ;
; 10.582 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][11]  ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[0]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.152      ; 9.577      ;
; 10.593 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.570      ;
; 10.600 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][4] ; sys_clk      ; sys_clk     ; 20.000       ; -0.021     ; 9.386      ;
; 10.667 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.326      ;
; 10.667 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.326      ;
; 10.667 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.326      ;
; 10.667 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.326      ;
; 10.667 ; FFT_TOP:inst9|data_modulus:inst3|source_data[31]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.326      ;
; 10.669 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.162      ; 9.500      ;
; 10.676 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.157      ; 9.488      ;
; 10.679 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.484      ;
; 10.710 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][3] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.453      ;
; 10.714 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.157      ; 9.450      ;
; 10.718 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.157      ; 9.446      ;
; 10.777 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][5] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.386      ;
; 10.801 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.157      ; 9.363      ;
; 10.845 ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][7] ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[2]                                                             ; sys_clk      ; sys_clk     ; 20.000       ; 0.156      ; 9.318      ;
; 10.846 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.147      ;
; 10.846 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.147      ;
; 10.846 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][6] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.147      ;
; 10.846 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][7] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.147      ;
; 10.846 ; FFT_TOP:inst9|data_modulus:inst3|source_data[29]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][8] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.147      ;
; 10.904 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.089      ;
; 10.904 ; FFT_TOP:inst9|data_modulus:inst3|source_data[28]                                                     ; FFT_TOP:inst9|data_modulus:inst3|sqrt:sqrt_inst|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][5] ; sys_clk      ; sys_clk     ; 20.000       ; -0.014     ; 9.089      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 40.737 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                   ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.630      ; 0.900      ;
; 41.018 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[5]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.634      ; 0.623      ;
; 41.060 ; wm8978_top:inst6|audio_send:inst2|tx_cnt[4]                                                                                       ; wm8978_top:inst6|audio_send:inst2|aud_dacdat                                                                                                                                                                                   ; bclk         ; bclk        ; 41.000       ; 0.634      ; 0.581      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][23]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][22]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][21]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][20]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][19]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][18]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][17]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][16]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][15]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][14]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][13]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][12]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][11]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][10]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][9]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.779 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][8]                                                                                                       ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.899      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.923 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n|pipe[0][24]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.338     ; 2.746      ;
; 78.968 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.193     ; 2.868      ;
; 78.969 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; bclk         ; bclk        ; 82.000       ; -0.191     ; 2.869      ;
; 78.970 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0  ; bclk         ; bclk        ; 82.000       ; -0.190     ; 2.869      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a2                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a3                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a4                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a5                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a6                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a7                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a8                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a9                    ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a10                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a11                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a12                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a13                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a14                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a15                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a16                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a18                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a19                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a20                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a21                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a22                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a29                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a30                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a31                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a32                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a33                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a34                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a35                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a36                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a37                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a45                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a46                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a47                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a48                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 78.971 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a49                   ; bclk         ; bclk        ; 82.000       ; -0.209     ; 2.795      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.005 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.329     ; 2.673      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][32]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][31]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][30]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][29]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][28]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][27]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][26]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][25]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][24]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][23]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][22]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.024 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][21]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.300     ; 2.683      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][32]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][31]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][30]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][29]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][28]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][27]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][26]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.103 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][25]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.337     ; 2.567      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][24]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.373     ; 2.513      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][24]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.371     ; 2.515      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][23]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.373     ; 2.513      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][23]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.371     ; 2.515      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][22]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.373     ; 2.513      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][22]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.371     ; 2.515      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][21]                                                                                                    ; bclk         ; bclk        ; 82.000       ; -0.373     ; 2.513      ;
; 79.121 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n|pipe[0][21]                                                                                                      ; bclk         ; bclk        ; 82.000       ; -0.371     ; 2.515      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.289      ;
; 47.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.235      ;
; 47.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.234      ;
; 47.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.229      ;
; 47.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.223      ;
; 47.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.179      ;
; 47.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.166      ;
; 47.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.018      ;
; 47.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.980      ;
; 47.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.907      ;
; 47.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.848      ;
; 47.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.766      ;
; 47.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.718      ;
; 47.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.699      ;
; 47.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.690      ;
; 47.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.670      ;
; 47.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.595      ;
; 47.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.472      ;
; 47.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 2.350      ;
; 48.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.273      ;
; 48.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.280      ; 1.898      ;
; 48.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.771      ;
; 48.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.650      ;
; 48.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.629      ;
; 48.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.543      ;
; 48.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.472      ;
; 48.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.408      ;
; 49.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 0.368      ;
; 97.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.749      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.816      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.813      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.810      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
; 97.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.790      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.098 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[44]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.430      ;
; 0.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.229      ; 0.432      ;
; 0.099 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[90]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.430      ;
; 0.111 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[65]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.442      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.462      ;
; 0.139 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[24]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.471      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[39]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.471      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[45]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.468      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[9]                                                                                                          ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.468      ;
; 0.143 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[103]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[41]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[56]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.474      ;
; 0.143 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[11]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.470      ;
; 0.144 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[92]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[3]                ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[38]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[75]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[40]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[47]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[54]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[26]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[12]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[15]                                                                                                         ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][0] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[16]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[109]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[114]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[19]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[15]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[18]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[3][14]       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.484      ;
; 0.153 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[100]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[105]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.481      ;
; 0.154 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[11]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[17]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[39]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.483      ;
; 0.156 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[12]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_datain_reg0                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.488      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[55]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[107]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[8]                ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[124]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[61]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_wrsw_1:ram_cxb_wr|ram_in_reg[0][2] ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[28]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.486      ;
; 0.160 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[64]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.491      ;
; 0.160 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[102]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.491      ;
; 0.161 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[80]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[16]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[43]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~porta_datain_reg0                                                         ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[0]                                               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[72]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.494      ;
; 0.163 ; lcd_top:inst10|fifo_ctrl:1|fft_data_r[7]                                                                                                          ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|altsyncram_qj31:fifo_ram|ram_block11a0~porta_datain_reg0                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[13]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.228      ; 0.495      ;
; 0.163 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.230      ; 0.497      ;
; 0.163 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[71]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[13]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[12]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|rdaddress_b_bus[14]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[117]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.495      ;
; 0.165 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[63]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[19]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.494      ;
; 0.166 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[111]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[9]                ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.496      ;
; 0.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~porta_address_reg0                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|rdaddress_c_bus[14]                                              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0 ; sys_clk      ; sys_clk     ; 0.000        ; 0.229      ; 0.500      ;
; 0.167 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[17]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[23]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.497      ;
; 0.168 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|a_ram_data_in_bus[28]               ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.231      ; 0.503      ;
; 0.169 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[18]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.217      ; 0.490      ;
; 0.170 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][1]        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data|ram_in_reg[2][7]        ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0  ; sys_clk      ; sys_clk     ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|b_ram_data_in_bus[119]              ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_datain_reg0                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_cnt_ctrl_fft_131:ccc|wraddress_b_bus[16]                 ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                 ; sys_clk      ; sys_clk     ; 0.000        ; 0.217      ; 0.491      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.167      ; 0.394      ;
; 0.146 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.167      ; 0.397      ;
; 0.147 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc25n|data_out[2]                                                                                             ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc26n|data_out[2]                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.158      ; 0.389      ;
; 0.164 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.207      ; 0.475      ;
; 0.174 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[0]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.207      ; 0.485      ;
; 0.178 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[1]                                                                                                             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|altsyncram_oj31:fifo_ram|ram_block11a0~porta_address_reg0                                                              ; bclk         ; bclk        ; 0.000        ; 0.207      ; 0.489      ;
; 0.188 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][10]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.042      ; 0.314      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[3]                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                      ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|usedw_is_0_dff  ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|dffe_af                              ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_start                                                                                              ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_source_fir_131:source|was_stalled                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[15]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[12]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[14]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[10]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[9]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[8]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[7]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[6]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[13]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[4]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[3]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[2]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[5]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[2] ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[1]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[1] ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|low_addressa[0] ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[11]                                                                                                                                                         ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; wm8978_top:inst6|audio_receive:inst1|adc_data_t[0]                                                                                                                                                          ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]        ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; wm8978_top:inst6|audio_send:inst2|dac_data_t[0]                                                                                                                                                             ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.028      ; 0.314      ;
; 0.203 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_10_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.028      ; 0.315      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur1_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_6_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.313      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_14_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n|pipe[0][14]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_8_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_4_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n|pipe[0][0]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][0]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.313      ;
; 0.206 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                                                                           ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6]                                                            ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n|pipe[0][8]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n|pipe[0][8]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_4_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur0_n_12_pp|data_out[0]                                                                                         ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n|pipe[0][12]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.313      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][2]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur2_n_2_pp|data_out[0]                                                                                          ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n|pipe[0][2]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.023      ; 0.314      ;
; 0.207 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3]                                                            ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|rd_ptr_lsb      ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|rom_lut_r_cen:Ur3_n_16_pp|altshift_taps:data_out_rtl_0|shift_taps_vnm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]        ; bclk         ; bclk        ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_4_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n|pipe[0][1]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][1]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_4_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.316      ;
; 0.208 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5]                                                            ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5]                                                            ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.316      ;
; 0.215 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.normal                                                                                   ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|sink_out_state.empty_and_ready                                                                          ; bclk         ; bclk        ; 0.000        ; 0.025      ; 0.324      ;
; 0.218 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][10]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][10]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.012      ; 0.314      ;
; 0.218 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n|pipe[0][5]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n|pipe[0][5]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.012      ; 0.314      ;
; 0.218 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n|pipe[0][3]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][3]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.012      ; 0.314      ;
; 0.219 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][14]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][14]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.012      ; 0.315      ;
; 0.219 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][13]                                                                                 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_4_n_0_n|pipe[0][13]                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.012      ; 0.315      ;
; 0.219 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.011      ; 0.314      ;
; 0.219 ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                                                                                    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                                                                                 ; bclk         ; bclk        ; 0.000        ; 0.024      ; 0.327      ;
; 0.220 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][6]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][6]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.010      ; 0.314      ;
; 0.220 ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n|pipe[0][4]                                                                                  ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n|pipe[0][4]                                                                                  ; bclk         ; bclk        ; 0.000        ; 0.010      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.819 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.049     ; 2.139      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.822 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.135      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.911 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.046      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.914 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[4]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.042      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.924 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.033      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.927 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.029      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.938 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.050     ; 2.019      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]                                                                                                                        ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.941 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[7]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10]                                                                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.051     ; 2.015      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[33] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[31]       ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]       ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]       ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]       ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
; 17.955 ; FFT_TOP:inst9|FFT_fifo_ctrl:inst7|fft_rst_n                                                                                                      ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23] ; sys_clk      ; sys_clk     ; 20.000       ; -0.042     ; 2.010      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 1.016      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.854      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.854      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.853      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.852      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.851      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.851      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.844      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.843      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.847      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
; 98.118 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.848      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.616      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.704      ;
; 0.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.794      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.859      ;
; 0.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.912      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 0.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.955      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.672      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.667      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 1.671      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.670      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.670      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
; 1.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 1.668      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_clk'                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.210 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.315      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.212 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.318      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.214 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.319      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.216 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.322      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.260 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.365      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.262 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.368      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.345 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.021      ; 1.450      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.347 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[3]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 1.453      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.349 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_h[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.023      ; 1.456      ;
; 1.351 ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|rdptr_g[0]                                                  ; lcd_top:inst10|lcd_driver_800_480:inst1|cnt_v[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.024      ; 1.459      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.326 ; 9.556        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.326 ; 9.556        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[0]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[10]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[11]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[12]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[13]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[14]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[15]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[16]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[17]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[18]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[19]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[1]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[20]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[21]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[22]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[23]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[24]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[25]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[26]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[27]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[28]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[29]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[2]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[30]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[31]                                        ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[3]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[4]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[5]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[6]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[7]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[8]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[9]                                         ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~portb_address_reg0                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_D|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_address_reg0                                ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_B|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|ram_block1a0~porta_we_reg                                      ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 9.327 ; 9.557        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram|ram_block1a0~porta_we_reg       ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[0]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[1]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[2]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[3]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[4]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[5]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[6]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_v091:auto_generated|q_a[7]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[0]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[1]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[2]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[3]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[4]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[5]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[6]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0191:auto_generated|q_a[7]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1191:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[0]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[1]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[2]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[3]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[4]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[5]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[6]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_4191:auto_generated|q_a[7]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[0]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[1]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[2]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[3]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[4]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[5]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[6]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_5191:auto_generated|q_a[7]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[0]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[1]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[2]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_6191:auto_generated|q_a[3]                                                                  ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[0]                                         ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[10]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[11]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[12]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[13]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[14]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[15]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[16]                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; FFT_TOP:inst9|FFT:inst1|asj_fft_sglstream_fft_131:asj_fft_sglstream_fft_131_inst|asj_fft_4dp_ram_fft_131:\gen_M4K_Output:dat_C|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_aku3:auto_generated|q_b[17]                                        ;
+-------+--------------+----------------+-----------------+---------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'bclk'                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[13]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc0n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc1n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc2n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc3n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc4n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc5n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[10]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[12]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc6n|data_out[9]                                                                                                                                      ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[11]                                                                                                                                     ;
; 40.265 ; 40.449       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc7n|data_out[12]                                                                                                                                     ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[0]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[1]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[2]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[4]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5]                                                                                                    ;
; 40.266 ; 40.450       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6]                                                                                                    ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg                                                                                                                            ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup                                                                                                                     ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_1                                                                                                                   ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_controller_fir_131:intf_ctrl|stall_reg~SynDup_2                                                                                                                   ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[0]                                                                                                                                                 ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[1]                                                                                                                                                 ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[2]                                                                                                                                                 ;
; 40.271 ; 40.455       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|cnt[3]                                                                                                                                                 ;
; 40.273 ; 40.457       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[2]                                                                                                                                                     ;
; 40.273 ; 40.457       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[4]                                                                                                                                                     ;
; 40.273 ; 40.457       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|wrptr_g[5]                                                                                                                                                     ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[0]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[10]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[11]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[12]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[13]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[14]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[15]                         ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[1]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[2]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[3]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[4]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[5]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[6]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[7]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[8]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|q_b[9]                          ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0~porta_address_reg0 ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0~porta_we_reg       ;
; 40.281 ; 40.511       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 40.282 ; 40.512       ; 0.230          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|auk_dspip_avalon_streaming_sink_fir_131:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_ghh1:auto_generated|a_dpfifo_9s81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[0]                                                                                                                                                                                                      ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[1]                                                                                                                                                                                                      ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[2]                                                                                                                                                                                                      ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[3]                                                                                                                                                                                                      ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[4]                                                                                                                                                                                                      ;
; 40.282 ; 40.466       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; wm8978_top:inst6|audio_receive:inst1|rx_cnt[5]                                                                                                                                                                                                      ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc11n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc12n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc13n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc14n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc15n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc16n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc17n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc18n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc19n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc20n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc21n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc22n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc23n|data_out[10]                                                                                                                                    ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc8n|data_out[10]                                                                                                                                     ;
; 40.286 ; 40.470       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc9n|data_out[10]                                                                                                                                     ;
; 40.288 ; 40.472       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|par_ctrl:Uctrl|rdy_to_ld                                                                                                                                              ;
; 40.289 ; 40.473       ; 0.184          ; Low Pulse Width ; bclk  ; Rise       ; fir_lowpass:inst4|fir_lowpass_ast:fir_lowpass_ast_inst|fir_lowpass_st:fircore|tdl_da_lc:Utdldalc10n|data_out[15]                                                                                                                                    ;
+--------+--------------+----------------+-----------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cu14:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                        ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.556 ; 1.836 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.980 ; 3.274 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; 1.130 ; 1.845 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; 2.362 ; 3.228 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 1.673 ; 1.812 ; Rise       ; bclk                ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.212  ; -0.044 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.385 ; -0.636 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; -0.467 ; -1.034 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; -0.782 ; -1.417 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 0.702  ; 0.399  ; Rise       ; bclk                ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.679 ; 7.248 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 4.939 ; 5.039 ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 1.504 ; 1.955 ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 4.243 ; 4.367 ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.510 ; 1.963 ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 7.242 ; 7.412 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 7.160 ; 7.318 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 7.132 ; 7.288 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 7.142 ; 7.298 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 6.927 ; 7.043 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 6.937 ; 7.053 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 6.828 ; 6.940 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 6.828 ; 6.940 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 6.838 ; 6.950 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 7.242 ; 7.412 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 7.242 ; 7.412 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 7.150 ; 7.308 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 7.225 ; 7.379 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 7.225 ; 7.378 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 7.225 ; 7.378 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 7.225 ; 7.378 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 6.828 ; 6.940 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 1.504 ; 1.955 ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.510 ; 1.963 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.486 ; 6.053 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 4.813 ; 4.911 ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 1.270 ; 1.721 ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 3.144 ; 3.265 ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.275 ; 1.728 ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 3.541 ; 3.748 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 3.513 ; 3.719 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 3.523 ; 3.729 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 3.317 ; 3.483 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 3.327 ; 3.493 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 3.231 ; 3.394 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 3.619 ; 3.838 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 3.619 ; 3.838 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 3.531 ; 3.738 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 3.602 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 3.602 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 3.603 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 3.603 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 1.270 ; 1.721 ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.275 ; 1.728 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.891 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                             ; Synchronization Node                                                                                                                             ; Typical MTBF (Years)   ; Included in Design MTBF ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ; Greater than 1 Billion ; Yes                     ;
; rst_n                                                                                                   ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6] ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ; Greater than 1 Billion ; Yes                     ;
; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]         ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ; Greater than 1 Billion ; Yes                     ;
+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 36.891                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 19.526       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 17.365       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.122                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 19.532       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 17.590       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.126                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.455       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 17.671       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 19.597       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 17.575       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.225                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.533       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 17.692       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.255                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.597       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 17.658       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.274                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.598       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 17.676       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.278                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 19.533       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 17.745       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.449       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 17.909       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.380                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.529       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 17.851       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.434                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.596       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 17.838       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.444                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 19.596       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 17.848       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 19.529       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 17.916       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.529       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 17.924       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.457                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 19.597       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 17.860       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 19.532       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 17.935       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 19.530       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 17.993       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.670                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 19.532       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 18.138       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rst_n                                                                                                                                            ;
; Synchronization Node    ; lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.719                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  rst_n                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 19.596       ;
;  lcd_top:inst10|FFT_LCD_FIFO:inst3|dcfifo:dcfifo_component|dcfifo_l0l1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 18.123       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.856                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 19.531       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 18.325       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 37.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 19.597       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 18.312       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 38.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 19.532       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 18.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 38.077                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 1.524                  ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 19.598       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 18.479       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 161.939                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[0] ;                        ;              ;                  ; 81.544       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[0] ;                        ;              ;                  ; 80.395       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 161.941                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[2] ;                        ;              ;                  ; 81.545       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[2] ;                        ;              ;                  ; 80.396       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 161.990                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[3] ;                        ;              ;                  ; 81.609       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[3] ;                        ;              ;                  ; 80.381       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 161.990                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[5] ;                        ;              ;                  ; 81.607       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[5] ;                        ;              ;                  ; 80.383       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 162.039                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[4] ;                        ;              ;                  ; 81.546       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[4] ;                        ;              ;                  ; 80.493       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 162.089                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[6] ;                        ;              ;                  ; 81.611       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[6] ;                        ;              ;                  ; 80.478       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                              ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                      ; 162.108                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                      ;                        ;              ;                  ;              ;
;  sys_clk                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                             ;                        ;              ;                  ;              ;
;  bclk                                                                                                                                             ;                        ; 82.000       ; 12.2 MHz         ;              ;
; Asynchronous Source                                                                                                                               ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                         ;                        ;              ;                  ;              ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a[1] ;                        ;              ;                  ; 81.542       ;
;  FFT_TOP:inst9|audio_in_fifo:inst2|dcfifo:dcfifo_component|dcfifo_46k1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_jd9:dffpipe15|dffe17a[1] ;                        ;              ;                  ; 80.566       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -8.092  ; 0.098 ; 15.193   ; 0.495   ; 9.326               ;
;  altera_reserved_tck ; 42.764  ; 0.186 ; 47.935   ; 0.495   ; 49.310              ;
;  bclk                ; 39.208  ; 0.143 ; N/A      ; N/A     ; 40.265              ;
;  sys_clk             ; -8.092  ; 0.098 ; 15.193   ; 1.210   ; 9.326               ;
; Design-wide TNS      ; -34.94  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  bclk                ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk             ; -34.940 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.878 ; 4.188 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.650 ; 7.635 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; 2.111 ; 2.448 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; 5.183 ; 5.352 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 3.181 ; 3.515 ; Rise       ; bclk                ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.212  ; -0.044 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.385 ; -0.636 ; Rise       ; altera_reserved_tck ;
; aud_adcdat          ; bclk                ; -0.385 ; -0.431 ; Rise       ; bclk                ;
; aud_lrc             ; bclk                ; -0.782 ; -1.357 ; Rise       ; bclk                ;
; rst_n               ; bclk                ; 1.821  ; 1.747  ; Rise       ; bclk                ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.039 ; 14.623 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 9.206  ; 9.201  ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 3.272  ; 3.230  ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 9.747  ; 9.425  ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.274  ; 3.230  ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 16.256 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 15.975 ; 15.993 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 15.915 ; 15.942 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 15.925 ; 15.952 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 15.462 ; 15.471 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 15.472 ; 15.481 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 15.259 ; 15.303 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 16.198 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 16.198 ; 16.187 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 15.965 ; 15.983 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 16.256 ; 16.161 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 16.236 ; 16.147 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 16.251 ; 16.154 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 16.251 ; 16.154 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 15.249 ; 15.293 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 3.272  ; 3.230  ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 3.274  ; 3.230  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.486 ; 6.053 ; Fall       ; altera_reserved_tck ;
; aud_dacdat          ; bclk                ; 4.813 ; 4.911 ; Fall       ; bclk                ;
; aud_mclk            ; sys_clk             ; 1.270 ; 1.721 ; Rise       ; sys_clk             ;
; lcd_de              ; sys_clk             ; 3.144 ; 3.265 ; Rise       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.275 ; 1.728 ; Rise       ; sys_clk             ;
; lcd_rgb[*]          ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[0]         ; sys_clk             ; 3.541 ; 3.748 ; Rise       ; sys_clk             ;
;  lcd_rgb[1]         ; sys_clk             ; 3.513 ; 3.719 ; Rise       ; sys_clk             ;
;  lcd_rgb[2]         ; sys_clk             ; 3.523 ; 3.729 ; Rise       ; sys_clk             ;
;  lcd_rgb[3]         ; sys_clk             ; 3.317 ; 3.483 ; Rise       ; sys_clk             ;
;  lcd_rgb[4]         ; sys_clk             ; 3.327 ; 3.493 ; Rise       ; sys_clk             ;
;  lcd_rgb[5]         ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[6]         ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
;  lcd_rgb[7]         ; sys_clk             ; 3.231 ; 3.394 ; Rise       ; sys_clk             ;
;  lcd_rgb[8]         ; sys_clk             ; 3.619 ; 3.838 ; Rise       ; sys_clk             ;
;  lcd_rgb[9]         ; sys_clk             ; 3.619 ; 3.838 ; Rise       ; sys_clk             ;
;  lcd_rgb[10]        ; sys_clk             ; 3.531 ; 3.738 ; Rise       ; sys_clk             ;
;  lcd_rgb[11]        ; sys_clk             ; 3.602 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[12]        ; sys_clk             ; 3.602 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[13]        ; sys_clk             ; 3.603 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[14]        ; sys_clk             ; 3.603 ; 3.806 ; Rise       ; sys_clk             ;
;  lcd_rgb[15]        ; sys_clk             ; 3.221 ; 3.384 ; Rise       ; sys_clk             ;
; aud_mclk            ; sys_clk             ; 1.270 ; 1.721 ; Fall       ; sys_clk             ;
; lcd_pclk            ; sys_clk             ; 1.275 ; 1.728 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; aud_dacdat          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_mclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_pclk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_scl             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; aud_sda             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; aud_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_bclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_lrc                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; aud_adcdat              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; aud_dacdat          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; aud_mclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_pclk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_scl             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; aud_sda             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5734         ; 0        ; 84       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; bclk                ; bclk                ; 36365        ; 0        ; 3        ; 0        ;
; sys_clk             ; bclk                ; 7            ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path   ; 0        ; 0        ; 0        ;
; bclk                ; sys_clk             ; 7            ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+--------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5734         ; 0        ; 84       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path   ; 0        ; 0        ; 0        ;
; bclk                ; bclk                ; 36365        ; 0        ; 3        ; 0        ;
; sys_clk             ; bclk                ; 7            ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path   ; 0        ; 0        ; 0        ;
; bclk                ; sys_clk             ; 7            ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------+---------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 257        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 506        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 257        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 506        ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 1083  ; 1083 ;
; Unconstrained Output Ports      ; 23    ; 23   ;
; Unconstrained Output Port Paths ; 746   ; 746  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Jan 14 15:12:08 2020
Info: Command: quartus_sta FIR_audio_lcd -c FIR_audio_lcd
Info: qsta_default_script.tcl version: #1
Info (293032): Detected changes in source files.
    Info (293027): Source file: C:/1_max/FIR_FFT_LCDdisplay/FIR_audio_lcd/rtl/FIR_audio_lcd_top.bdf has changed.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_46k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_l0l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'FIR_audio_lcd.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(86): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at FIR_audio_lcd.out.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a*}]
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(87): *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at FIR_audio_lcd.out.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a*}]
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(88): *ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at FIR_audio_lcd.out.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a*}]
Warning (332174): Ignored filter at FIR_audio_lcd.out.sdc(89): *rs_dgwp|dffpipe_id9:dffpipe13|dffe14a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at FIR_audio_lcd.out.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_id9:dffpipe13|dffe14a*}]
Warning (332060): Node: wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.092             -34.940 sys_clk 
    Info (332119):    39.303               0.000 bclk 
    Info (332119):    42.764               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 sys_clk 
    Info (332119):     0.365               0.000 bclk 
    Info (332119):     0.453               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.193
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.193               0.000 sys_clk 
    Info (332119):    47.935               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.132               0.000 altera_reserved_tck 
    Info (332119):     2.749               0.000 sys_clk 
Info (332146): Worst-case minimum pulse width slack is 9.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.512               0.000 sys_clk 
    Info (332119):    40.517               0.000 bclk 
    Info (332119):    49.456               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 32.975 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Fall) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.455             -11.762 sys_clk 
    Info (332119):    39.208               0.000 bclk 
    Info (332119):    43.255               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 bclk 
    Info (332119):     0.315               0.000 sys_clk 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 15.471
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.471               0.000 sys_clk 
    Info (332119):    48.211               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.035               0.000 altera_reserved_tck 
    Info (332119):     2.482               0.000 sys_clk 
Info (332146): Worst-case minimum pulse width slack is 9.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.552               0.000 sys_clk 
    Info (332119):    40.361               0.000 bclk 
    Info (332119):    49.310               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.357 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: wm8978_top:inst6|wm8978_on:inst|i2c_dri:inst1|dri_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: inst3|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Rise) (setup and hold)
    Critical Warning (332169): From bclk (Rise) to bclk (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 7.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.654               0.000 sys_clk 
    Info (332119):    40.737               0.000 bclk 
    Info (332119):    46.993               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.098               0.000 sys_clk 
    Info (332119):     0.143               0.000 bclk 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.819               0.000 sys_clk 
    Info (332119):    49.268               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.495               0.000 altera_reserved_tck 
    Info (332119):     1.210               0.000 sys_clk 
Info (332146): Worst-case minimum pulse width slack is 9.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.326               0.000 sys_clk 
    Info (332119):    40.265               0.000 bclk 
    Info (332119):    49.459               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.891 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Tue Jan 14 15:12:25 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:20


