xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
xst -intstyle ise -ifn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.xst" -ofn "E:/my_files/course/term8/FPGA/project/phase2/Verilog/Decoder/viterbi_decoder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 viterbi_decoder.ngc viterbi_decoder.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o viterbi_decoder_map.ncd viterbi_decoder.ngd viterbi_decoder.pcf 
par -w -intstyle ise -ol high -mt off viterbi_decoder_map.ncd viterbi_decoder.ncd viterbi_decoder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml viterbi_decoder.twx viterbi_decoder.ncd -o viterbi_decoder.twr viterbi_decoder.pcf 
