$date
	Mon Dec 15 17:00:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " result [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 4 $ alu_ctrl [3:0] $end
$var reg 32 % b [31:0] $end
$scope module uut $end
$var wire 32 & a [31:0] $end
$var wire 4 ' alu_ctrl [3:0] $end
$var wire 32 ( b [31:0] $end
$var wire 1 ! zero $end
$var reg 32 ) result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11110 )
b10100 (
b10 '
b1010 &
b10100 %
b10 $
b1010 #
b11110 "
0!
$end
#10
b110 $
b110 '
b110010 #
b110010 &
#20
1!
b0 "
b0 )
b1010 %
b1010 (
b1010 #
b1010 &
#30
