vsim -c -do "run -all; quit" testbench
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" testbench 
# Start time: 14:05:19 on Apr 07,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.stimulus_gen
# Loading work.reference_module
# Loading work.top_module
# run -all
# Hint: Your reset doesn't seem to be working.
# Hint: Clock seems to reset to 10:00:00 AM (Should be 12:00:00 AM).
# ** Note: $finish    : testbench.v(173)
#    Time: 1762066 ps  Iteration: 0  Instance: /testbench/stim1
# Hint: Output 'pm' has 175550 mismatches. First mismatch occurred at time 11270.
# Hint: Output 'hh' has 349212 mismatches. First mismatch occurred at time 10.
# Hint: Output 'mm' has 346154 mismatches. First mismatch occurred at time 170.
# Hint: Output 'ss' has 346478 mismatches. First mismatch occurred at time 30.
# Your Design Failed
# Simulation finished at 1762066 ps
# Mismatches: 352408 in 352413 samples
# End time: 14:05:22 on Apr 07,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
