INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_interface_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_clock_selectio_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_int_buf, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock_selectio_wiz.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_interface_selectio_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_in_int, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface_selectio_wiz.v:95]
INFO: [VRFC 10-2458] undeclared symbol clk_in_int_delay, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface_selectio_wiz.v:111]
INFO: [VRFC 10-2458] undeclared symbol clk_in_int_buf, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface_selectio_wiz.v:127]
INFO: [VRFC 10-2458] undeclared symbol clk_div, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface_selectio_wiz.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioserdes
INFO: [VRFC 10-2458] undeclared symbol clk_rx_div, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v:130]
INFO: [VRFC 10-2458] undeclared symbol pll_clk_hs, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v:179]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sim_1/imports/verilog/test_ioserdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ioserdes
INFO: [VRFC 10-2458] undeclared symbol match_pin, assumed default net type wire [C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.srcs/sim_1/imports/verilog/test_ioserdes.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/training/des_7/labs/io_architecture/kintex7/verilog/ioserdes.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
