INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/john/desktop/reconfig/reconfig/final_lab/final_lab_vivado/accelerator_1.0/src/dram_rd_ram0_custom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dram_rd_ram0_custom'
