+++
# About/Biography widget.
widget = "about"
active = true
date = "2016-04-20T00:00:00"

# Order that this section will appear in.
weight = 5

# List your academic interests.
#[interests]
#  interests = [
#    "RTL Design & Verification",
#    "FPGA Design",
#    "Firmware Development"
#  ]

# List your qualifications (such as academic degrees).
#[[education.courses]]
#  course = "PhD in Artificial Intelligence"
#  institution = "Stanford University"
#  year = 2012

#[[education.courses]]
#  course = "MEng in Artificial Intelligence"
#  institution = "Massachusetts Institute of Technology"
#  year = 2009

#[[education.courses]]
#  course = "BSc in Artificial Intelligence"
#  institution = "Massachusetts Institute of Technology"
#  year = 2008
 
+++

# Biography

Ashish graduated with Masters in Computer Engineering from Cornell University in Dec,2017. My interests include RTL design, Verification, FPGA design and Firmware Development. Currently I am working as a research assistant in Zhang Research Group under Prof. Zhiru Zhang on FPGA design and also under Prof. Adam Bojanczyk on an independent GPU project. Previously, I haved worked as a research assistant under Prof. Christoph Studer in VLSI Information Processing(VIP) Group. Prior to joining Cornell, I have worked as a Mainframe Developer at TCS.   
##### Selected Coursework                                           
* _Computer Architecture_  
* _Complex ASIC Design_    
* _Digital VLSI_
* _Microcontroller Design_
* _Embedded Linux_
