# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do uart_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/uart.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/bps_rx.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bps_rx
# 
# Top level modules:
# 	bps_rx
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/uart_rx.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/bps_tx.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bps_tx
# 
# Top level modules:
# 	bps_tx
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/uart_tx.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# 
# vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart {D:/ZXOPEN2016/class/uart/uart_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  uart_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps uart_tb 
# Loading work.uart_tb
# Loading work.uart
# Loading work.bps_rx
# Loading work.uart_rx
# Loading work.bps_tx
# Loading work.uart_tx
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
# Simulation Breakpoint: Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
# MACRO ./uart_run_msim_rtl_verilog.do PAUSED at line 21
add wave -position insertpoint sim:/uart_tb/dut/*
restart
run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart -O0 D:/ZXOPEN2016/class/uart/uart_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
restart
# Loading work.uart_tb
run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
restart
restart
run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart -O0 D:/ZXOPEN2016/class/uart/uart_tx.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
restart
# Loading work.uart_tx
run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
vlog -vlog01compat -work work +incdir+D:/ZXOPEN2016/class/uart -O0 D:/ZXOPEN2016/class/uart/uart_tb.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
restart
# Loading work.uart_tb
run -all
# Break in Module uart_tb at D:/ZXOPEN2016/class/uart/uart_tb.v line 32
