<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_1 " />
            <top_module name="arch_package" />
            <top_module name="glbl" />
            <top_module name="proj_package" />
            <top_module name="chronos" />
            <top_module name="tb" />
            <top_module name="tb_type_defines_pkg" />
            <top_module name="test_sssp" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="236643333333fs"></ZoomStartTime>
      <ZoomEndTime time="246143333334fs"></ZoomEndTime>
      <Cursor1Time time="244560000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="296"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wave_markers>
      <marker label="" time="39588000000" />
      <marker label="" time="21780000000" />
      <marker label="" time="22836000000" />
      <marker label="" time="119436000000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/rstn">
      <obj_property name="ElementShortName">rstn</obj_property>
      <obj_property name="ObjectShortName">rstn</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/cur_cycle">
      <obj_property name="ElementShortName">cur_cycle[63:0]</obj_property>
      <obj_property name="ObjectShortName">cur_cycle[63:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group543">
      <obj_property name="label">OCL_ARBITER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/tile">
         <obj_property name="ElementShortName">tile[7:0]</obj_property>
         <obj_property name="ObjectShortName">tile[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/state">
         <obj_property name="ElementShortName">state[3:0]</obj_property>
         <obj_property name="ObjectShortName">state[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/bid">
         <obj_property name="ElementShortName">bid[15:0]</obj_property>
         <obj_property name="ObjectShortName">bid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/bresp">
         <obj_property name="ElementShortName">bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/bvalid">
         <obj_property name="ElementShortName">bvalid</obj_property>
         <obj_property name="ObjectShortName">bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/bready">
         <obj_property name="ElementShortName">bready</obj_property>
         <obj_property name="ObjectShortName">bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/OCL_ARBITER/ocl/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group667">
      <obj_property name="label">GVT_Arbiter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/GVT_ARBITER/lvt">
         <obj_property name="ElementShortName">lvt[0:0]</obj_property>
         <obj_property name="ObjectShortName">lvt[0:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/GVT_ARBITER/gvt">
         <obj_property name="ElementShortName">gvt</obj_property>
         <obj_property name="ObjectShortName">gvt</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group297">
      <obj_property name="label">DDR_C</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /bid">
         <obj_property name="ElementShortName">bid[15:0]</obj_property>
         <obj_property name="ObjectShortName">bid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /bresp">
         <obj_property name="ElementShortName">bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /bvalid">
         <obj_property name="ElementShortName">bvalid</obj_property>
         <obj_property name="ObjectShortName">bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /bready">
         <obj_property name="ElementShortName">bready</obj_property>
         <obj_property name="ObjectShortName">bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\xbar_ddr_bus[0] /rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_ddr_is_ready">
      <obj_property name="ElementShortName">sh_cl_ddr_is_ready</obj_property>
      <obj_property name="ObjectShortName">sh_cl_ddr_is_ready</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group431">
      <obj_property name="label">MEM_CTRL</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="group" fp_name="group461">
         <obj_property name="label">A</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/awid">
            <obj_property name="ElementShortName">awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/awaddr">
            <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/awvalid">
            <obj_property name="ElementShortName">awvalid</obj_property>
            <obj_property name="ObjectShortName">awvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/awready">
            <obj_property name="ElementShortName">awready</obj_property>
            <obj_property name="ObjectShortName">awready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/wid">
            <obj_property name="ElementShortName">wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/wvalid">
            <obj_property name="ElementShortName">wvalid</obj_property>
            <obj_property name="ObjectShortName">wvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/wdata">
            <obj_property name="ElementShortName">wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[0].MEM_CTRL /axi/wready">
            <obj_property name="ElementShortName">wready</obj_property>
            <obj_property name="ObjectShortName">wready</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group469">
         <obj_property name="label">B</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/awid">
            <obj_property name="ElementShortName">awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/awaddr">
            <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/awvalid">
            <obj_property name="ElementShortName">awvalid</obj_property>
            <obj_property name="ObjectShortName">awvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/awready">
            <obj_property name="ElementShortName">awready</obj_property>
            <obj_property name="ObjectShortName">awready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/wid">
            <obj_property name="ElementShortName">wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/wdata">
            <obj_property name="ElementShortName">wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/wvalid">
            <obj_property name="ElementShortName">wvalid</obj_property>
            <obj_property name="ObjectShortName">wvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/wready">
            <obj_property name="ElementShortName">wready</obj_property>
            <obj_property name="ObjectShortName">wready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/arvalid">
            <obj_property name="ElementShortName">arvalid</obj_property>
            <obj_property name="ObjectShortName">arvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/araddr">
            <obj_property name="ElementShortName">araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/rdata">
            <obj_property name="ElementShortName">rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group478">
         <obj_property name="label">C</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/awid">
            <obj_property name="ElementShortName">awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/awaddr">
            <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/awvalid">
            <obj_property name="ElementShortName">awvalid</obj_property>
            <obj_property name="ObjectShortName">awvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/awready">
            <obj_property name="ElementShortName">awready</obj_property>
            <obj_property name="ObjectShortName">awready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/wdata">
            <obj_property name="ElementShortName">wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/wid">
            <obj_property name="ElementShortName">wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/wvalid">
            <obj_property name="ElementShortName">wvalid</obj_property>
            <obj_property name="ObjectShortName">wvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/wready">
            <obj_property name="ElementShortName">wready</obj_property>
            <obj_property name="ObjectShortName">wready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/rid">
            <obj_property name="ElementShortName">rid[15:0]</obj_property>
            <obj_property name="ObjectShortName">rid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/rdata">
            <obj_property name="ElementShortName">rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[2].MEM_CTRL /axi/rvalid">
            <obj_property name="ElementShortName">rvalid</obj_property>
            <obj_property name="ObjectShortName">rvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[1].MEM_CTRL /axi/rdata">
            <obj_property name="ElementShortName">rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group486">
         <obj_property name="label">D</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/awid">
            <obj_property name="ElementShortName">awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/awaddr">
            <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/awvalid">
            <obj_property name="ElementShortName">awvalid</obj_property>
            <obj_property name="ObjectShortName">awvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/awready">
            <obj_property name="ElementShortName">awready</obj_property>
            <obj_property name="ObjectShortName">awready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/wid">
            <obj_property name="ElementShortName">wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/wvalid">
            <obj_property name="ElementShortName">wvalid</obj_property>
            <obj_property name="ObjectShortName">wvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\mem_ctrl[3].MEM_CTRL /axi/wready">
            <obj_property name="ElementShortName">wready</obj_property>
            <obj_property name="ObjectShortName">wready</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group482">
      <obj_property name="label">PCI_ARBITER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/tile">
         <obj_property name="ElementShortName">tile[7:0]</obj_property>
         <obj_property name="ObjectShortName">tile[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/debug_state">
         <obj_property name="ElementShortName">debug_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">debug_state[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_arvalid">
         <obj_property name="ElementShortName">pci_debug_arvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_arvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_arlen">
         <obj_property name="ElementShortName">pci_debug_arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_rready">
         <obj_property name="ElementShortName">pci_debug_rready</obj_property>
         <obj_property name="ObjectShortName">pci_debug_rready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_rdata">
         <obj_property name="ElementShortName">pci_debug_rdata[0:0][511:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_rdata[0:0][511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_rvalid">
         <obj_property name="ElementShortName">pci_debug_rvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_rvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_rlast">
         <obj_property name="ElementShortName">pci_debug_rlast[0:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_rlast[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/PCI_ARBITER/pci_debug_comp">
         <obj_property name="ElementShortName">pci_debug_comp[7:0]</obj_property>
         <obj_property name="ObjectShortName">pci_debug_comp[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group324">
      <obj_property name="label">sh_dma_pcis</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awid">
         <obj_property name="ElementShortName">awid[15:0]</obj_property>
         <obj_property name="ObjectShortName">awid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awlen">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awsize">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awvalid">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/awready">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wid">
         <obj_property name="ElementShortName">wid[15:0]</obj_property>
         <obj_property name="ObjectShortName">wid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wdata">
         <obj_property name="ElementShortName">wdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wstrb">
         <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wlast">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wvalid">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/wready">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/bid">
         <obj_property name="ElementShortName">bid[15:0]</obj_property>
         <obj_property name="ObjectShortName">bid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/bresp">
         <obj_property name="ElementShortName">bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/bvalid">
         <obj_property name="ElementShortName">bvalid</obj_property>
         <obj_property name="ObjectShortName">bvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/bready">
         <obj_property name="ElementShortName">bready</obj_property>
         <obj_property name="ObjectShortName">bready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/arid">
         <obj_property name="ElementShortName">arid[15:0]</obj_property>
         <obj_property name="ObjectShortName">arid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/araddr">
         <obj_property name="ElementShortName">araddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/arlen">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/arsize">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/arvalid">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/arready">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rid">
         <obj_property name="ElementShortName">rid[15:0]</obj_property>
         <obj_property name="ObjectShortName">rid[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rdata">
         <obj_property name="ElementShortName">rdata[511:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rresp">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rlast">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rvalid">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/sh_cl_dma_pcis_bus/rready">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group248">
      <obj_property name="label">PCI_DECODER</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/write_state">
         <obj_property name="ElementShortName">write_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">write_state[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/reg_awaddr">
         <obj_property name="ElementShortName">reg_awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">reg_awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/reg_awsize">
         <obj_property name="ElementShortName">reg_awsize[3:0]</obj_property>
         <obj_property name="ObjectShortName">reg_awsize[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/reg_awlen">
         <obj_property name="ElementShortName">reg_awlen[8:0]</obj_property>
         <obj_property name="ObjectShortName">reg_awlen[8:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/awaddr">
         <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/awsize">
         <obj_property name="ElementShortName">awsize[3:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/id_used">
         <obj_property name="ElementShortName">id_used[15:0]</obj_property>
         <obj_property name="ObjectShortName">id_used[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/pci_decoder/reg_id">
         <obj_property name="ElementShortName">reg_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">reg_id[3:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group515">
      <obj_property name="label">Tile 0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /done">
         <obj_property name="ElementShortName">done</obj_property>
         <obj_property name="ObjectShortName">done</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group35">
         <obj_property name="label">OCL_SLAVE</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="group608">
            <obj_property name="label">axi_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/awaddr">
               <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
               <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/awvalid">
               <obj_property name="ElementShortName">awvalid</obj_property>
               <obj_property name="ObjectShortName">awvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/awready">
               <obj_property name="ElementShortName">awready</obj_property>
               <obj_property name="ObjectShortName">awready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/wdata">
               <obj_property name="ElementShortName">wdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/wvalid">
               <obj_property name="ElementShortName">wvalid</obj_property>
               <obj_property name="ObjectShortName">wvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/wready">
               <obj_property name="ElementShortName">wready</obj_property>
               <obj_property name="ObjectShortName">wready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/bvalid">
               <obj_property name="ElementShortName">bvalid</obj_property>
               <obj_property name="ObjectShortName">bvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/bready">
               <obj_property name="ElementShortName">bready</obj_property>
               <obj_property name="ObjectShortName">bready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/araddr">
               <obj_property name="ElementShortName">araddr[63:0]</obj_property>
               <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/arvalid">
               <obj_property name="ElementShortName">arvalid</obj_property>
               <obj_property name="ObjectShortName">arvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/arready">
               <obj_property name="ElementShortName">arready</obj_property>
               <obj_property name="ObjectShortName">arready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/rdata">
               <obj_property name="ElementShortName">rdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/rvalid">
               <obj_property name="ElementShortName">rvalid</obj_property>
               <obj_property name="ObjectShortName">rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/ocl/rready">
               <obj_property name="ElementShortName">rready</obj_property>
               <obj_property name="ObjectShortName">rready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group274">
            <obj_property name="label">l1</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awid">
               <obj_property name="ElementShortName">awid[15:0]</obj_property>
               <obj_property name="ObjectShortName">awid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awaddr">
               <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
               <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awlen">
               <obj_property name="ElementShortName">awlen[7:0]</obj_property>
               <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awsize">
               <obj_property name="ElementShortName">awsize[2:0]</obj_property>
               <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awvalid">
               <obj_property name="ElementShortName">awvalid</obj_property>
               <obj_property name="ObjectShortName">awvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/awready">
               <obj_property name="ElementShortName">awready</obj_property>
               <obj_property name="ObjectShortName">awready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wid">
               <obj_property name="ElementShortName">wid[15:0]</obj_property>
               <obj_property name="ObjectShortName">wid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wdata">
               <obj_property name="ElementShortName">wdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wstrb">
               <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
               <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wlast">
               <obj_property name="ElementShortName">wlast</obj_property>
               <obj_property name="ObjectShortName">wlast</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wvalid">
               <obj_property name="ElementShortName">wvalid</obj_property>
               <obj_property name="ObjectShortName">wvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/wready">
               <obj_property name="ElementShortName">wready</obj_property>
               <obj_property name="ObjectShortName">wready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/bid">
               <obj_property name="ElementShortName">bid[15:0]</obj_property>
               <obj_property name="ObjectShortName">bid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/bresp">
               <obj_property name="ElementShortName">bresp[1:0]</obj_property>
               <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/bvalid">
               <obj_property name="ElementShortName">bvalid</obj_property>
               <obj_property name="ObjectShortName">bvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/bready">
               <obj_property name="ElementShortName">bready</obj_property>
               <obj_property name="ObjectShortName">bready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/arid">
               <obj_property name="ElementShortName">arid[15:0]</obj_property>
               <obj_property name="ObjectShortName">arid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/araddr">
               <obj_property name="ElementShortName">araddr[63:0]</obj_property>
               <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/arlen">
               <obj_property name="ElementShortName">arlen[7:0]</obj_property>
               <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/arsize">
               <obj_property name="ElementShortName">arsize[2:0]</obj_property>
               <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/arvalid">
               <obj_property name="ElementShortName">arvalid</obj_property>
               <obj_property name="ObjectShortName">arvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/arready">
               <obj_property name="ElementShortName">arready</obj_property>
               <obj_property name="ObjectShortName">arready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rid">
               <obj_property name="ElementShortName">rid[15:0]</obj_property>
               <obj_property name="ObjectShortName">rid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rdata">
               <obj_property name="ElementShortName">rdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rresp">
               <obj_property name="ElementShortName">rresp[1:0]</obj_property>
               <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rlast">
               <obj_property name="ElementShortName">rlast</obj_property>
               <obj_property name="ObjectShortName">rlast</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rvalid">
               <obj_property name="ElementShortName">rvalid</obj_property>
               <obj_property name="ObjectShortName">rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_L1/core/rready">
               <obj_property name="ElementShortName">rready</obj_property>
               <obj_property name="ObjectShortName">rready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/last_mem_latency">
            <obj_property name="ElementShortName">last_mem_latency[31:0]</obj_property>
            <obj_property name="ObjectShortName">last_mem_latency[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/mem_addr">
            <obj_property name="ElementShortName">mem_addr[63:0]</obj_property>
            <obj_property name="ObjectShortName">mem_addr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/wr_comp_bit_vector">
            <obj_property name="ElementShortName">wr_comp_bit_vector[18:0]</obj_property>
            <obj_property name="ObjectShortName">wr_comp_bit_vector[18:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/state">
            <obj_property name="ElementShortName">state[3:0]</obj_property>
            <obj_property name="ObjectShortName">state[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/addr">
            <obj_property name="ElementShortName">addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">addr[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/data">
            <obj_property name="ElementShortName">data[31:0]</obj_property>
            <obj_property name="ObjectShortName">data[31:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/task_arvalid">
            <obj_property name="ElementShortName">task_arvalid</obj_property>
            <obj_property name="ObjectShortName">task_arvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/task_araddr">
            <obj_property name="ElementShortName">task_araddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">task_araddr[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/task_rvalid">
            <obj_property name="ElementShortName">task_rvalid</obj_property>
            <obj_property name="ObjectShortName">task_rvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/task_rdata">
            <obj_property name="ElementShortName">task_rdata</obj_property>
            <obj_property name="ObjectShortName">task_rdata</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group937">
         <obj_property name="label">ports_</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group634">
            <obj_property name="label">task_enq_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/task_data">
               <obj_property name="ElementShortName">task_data</obj_property>
               <obj_property name="ObjectShortName">task_data</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/task_tied">
               <obj_property name="ElementShortName">task_tied</obj_property>
               <obj_property name="ObjectShortName">task_tied</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/resp_tsb_id">
               <obj_property name="ElementShortName">resp_tsb_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tsb_id[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_in/resp_tile">
               <obj_property name="ElementShortName">resp_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tile[0:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group716">
            <obj_property name="label">task_enq_out</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/task_data">
               <obj_property name="ElementShortName">task_data</obj_property>
               <obj_property name="ObjectShortName">task_data</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/task_tied">
               <obj_property name="ElementShortName">task_tied</obj_property>
               <obj_property name="ObjectShortName">task_tied</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/resp_tsb_id">
               <obj_property name="ElementShortName">resp_tsb_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tsb_id[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_enq_out/resp_tile">
               <obj_property name="ElementShortName">resp_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tile[0:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group731">
            <obj_property name="label">task_resp_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/tsb_id">
               <obj_property name="ElementShortName">tsb_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">tsb_id[3:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/task_ack">
               <obj_property name="ElementShortName">task_ack</obj_property>
               <obj_property name="ObjectShortName">task_ack</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/task_epoch">
               <obj_property name="ElementShortName">task_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">task_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_in/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group739">
            <obj_property name="label">task_resp_out</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/tsb_id">
               <obj_property name="ElementShortName">tsb_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">tsb_id[3:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/task_ack">
               <obj_property name="ElementShortName">task_ack</obj_property>
               <obj_property name="ObjectShortName">task_ack</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/task_epoch">
               <obj_property name="ElementShortName">task_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">task_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /task_resp_out/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group748">
            <obj_property name="label">abort_child_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/child_epoch">
               <obj_property name="ElementShortName">child_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">child_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/resp_tile">
               <obj_property name="ElementShortName">resp_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/resp_cq_slot">
               <obj_property name="ElementShortName">resp_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">resp_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_in/resp_child_id">
               <obj_property name="ElementShortName">resp_child_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">resp_child_id[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group757">
            <obj_property name="label">abort_child_out</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/child_epoch">
               <obj_property name="ElementShortName">child_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">child_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/resp_tile">
               <obj_property name="ElementShortName">resp_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">resp_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/resp_cq_slot">
               <obj_property name="ElementShortName">resp_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">resp_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_child_out/resp_child_id">
               <obj_property name="ElementShortName">resp_child_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">resp_child_id[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group763">
            <obj_property name="label">abort_resp_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_in/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_in/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_in/cq_slot">
               <obj_property name="ElementShortName">cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_in/child_id">
               <obj_property name="ElementShortName">child_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">child_id[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group769">
            <obj_property name="label">abort_resp_out</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_out/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_out/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_out/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_out/cq_slot">
               <obj_property name="ElementShortName">cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /abort_resp_out/child_id">
               <obj_property name="ElementShortName">child_id[3:0]</obj_property>
               <obj_property name="ObjectShortName">child_id[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group1922">
            <obj_property name="label">cut_ties_in</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_in/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_in/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_in/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_in/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_in/child_epoch">
               <obj_property name="ElementShortName">child_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">child_epoch[7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group965">
            <obj_property name="label">cut_ties_out</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_out/valid">
               <obj_property name="ElementShortName">valid</obj_property>
               <obj_property name="ObjectShortName">valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_out/ready">
               <obj_property name="ElementShortName">ready</obj_property>
               <obj_property name="ObjectShortName">ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_out/dest_tile">
               <obj_property name="ElementShortName">dest_tile[0:0]</obj_property>
               <obj_property name="ObjectShortName">dest_tile[0:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_out/tq_slot">
               <obj_property name="ElementShortName">tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cut_ties_out/child_epoch">
               <obj_property name="ElementShortName">child_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">child_epoch[7:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group942">
         <obj_property name="label">splitter</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.SPLITTER /splitter_valid">
            <obj_property name="ElementShortName">splitter_valid</obj_property>
            <obj_property name="ObjectShortName">splitter_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.SPLITTER /splitter_ready">
            <obj_property name="ElementShortName">splitter_ready</obj_property>
            <obj_property name="ObjectShortName">splitter_ready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.SPLITTER /splitter_task">
            <obj_property name="ElementShortName">splitter_task</obj_property>
            <obj_property name="ObjectShortName">splitter_task</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.SPLITTER /state">
            <obj_property name="ElementShortName">state[3:0]</obj_property>
            <obj_property name="ObjectShortName">state[3:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group894">
         <obj_property name="label">coalescer</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="group895">
            <obj_property name="label">coal_child</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /coal_child_valid">
               <obj_property name="ElementShortName">coal_child_valid</obj_property>
               <obj_property name="ObjectShortName">coal_child_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /coal_child_ready">
               <obj_property name="ElementShortName">coal_child_ready</obj_property>
               <obj_property name="ObjectShortName">coal_child_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /coal_child_task">
               <obj_property name="ElementShortName">coal_child_task</obj_property>
               <obj_property name="ObjectShortName">coal_child_task</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group896">
            <obj_property name="label">overflow_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /overflow_valid">
               <obj_property name="ElementShortName">overflow_valid</obj_property>
               <obj_property name="ObjectShortName">overflow_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /overflow_ready">
               <obj_property name="ElementShortName">overflow_ready</obj_property>
               <obj_property name="ObjectShortName">overflow_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /overflow_task">
               <obj_property name="ElementShortName">overflow_task</obj_property>
               <obj_property name="ObjectShortName">overflow_task</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /state">
            <obj_property name="ElementShortName">state[3:0]</obj_property>
            <obj_property name="ObjectShortName">state[3:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group50">
         <obj_property name="label">TASK_UNIT</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_state">
            <obj_property name="ElementShortName">tq_state[2:0]</obj_property>
            <obj_property name="ObjectShortName">tq_state[2:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_started">
            <obj_property name="ElementShortName">tq_started</obj_property>
            <obj_property name="ObjectShortName">tq_started</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/n_tied_tasks">
            <obj_property name="ElementShortName">n_tied_tasks[9:0]</obj_property>
            <obj_property name="ObjectShortName">n_tied_tasks[9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/n_tasks">
            <obj_property name="ElementShortName">n_tasks[9:0]</obj_property>
            <obj_property name="ObjectShortName">n_tasks[9:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group649">
            <obj_property name="label">task_deq</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_valid">
               <obj_property name="ElementShortName">task_deq_valid</obj_property>
               <obj_property name="ObjectShortName">task_deq_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_ready">
               <obj_property name="ElementShortName">task_deq_ready</obj_property>
               <obj_property name="ObjectShortName">task_deq_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_data">
               <obj_property name="ElementShortName">task_deq_data</obj_property>
               <obj_property name="ObjectShortName">task_deq_data</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_epoch">
               <obj_property name="ElementShortName">task_deq_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">task_deq_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_tq_slot">
               <obj_property name="ElementShortName">task_deq_tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">task_deq_tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_cq_slot">
               <obj_property name="ElementShortName">task_deq_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">task_deq_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_force">
               <obj_property name="ElementShortName">task_deq_force</obj_property>
               <obj_property name="ObjectShortName">task_deq_force</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/deq_valid_cycle_count">
               <obj_property name="ElementShortName">deq_valid_cycle_count[2:0]</obj_property>
               <obj_property name="ObjectShortName">deq_valid_cycle_count[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/task_deq_valid_reg">
               <obj_property name="ElementShortName">task_deq_valid_reg</obj_property>
               <obj_property name="ObjectShortName">task_deq_valid_reg</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group658">
            <obj_property name="label">commit_task</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/commit_task_valid">
               <obj_property name="ElementShortName">commit_task_valid</obj_property>
               <obj_property name="ObjectShortName">commit_task_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/commit_task_ready">
               <obj_property name="ElementShortName">commit_task_ready</obj_property>
               <obj_property name="ObjectShortName">commit_task_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/commit_task_slot">
               <obj_property name="ElementShortName">commit_task_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">commit_task_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/commit_task_epoch">
               <obj_property name="ElementShortName">commit_task_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">commit_task_epoch[7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/deq_task">
            <obj_property name="ElementShortName">deq_task</obj_property>
            <obj_property name="ObjectShortName">deq_task</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group747">
            <obj_property name="label">abort_requeue</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/abort_task_valid">
               <obj_property name="ElementShortName">abort_task_valid</obj_property>
               <obj_property name="ObjectShortName">abort_task_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/abort_task_ready">
               <obj_property name="ElementShortName">abort_task_ready</obj_property>
               <obj_property name="ObjectShortName">abort_task_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/abort_task_slot">
               <obj_property name="ElementShortName">abort_task_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">abort_task_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/abort_task_epoch">
               <obj_property name="ElementShortName">abort_task_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">abort_task_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/abort_task_ts">
               <obj_property name="ElementShortName">abort_task_ts[31:0]</obj_property>
               <obj_property name="ObjectShortName">abort_task_ts[31:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/heap_out_valid">
            <obj_property name="ElementShortName">heap_out_valid</obj_property>
            <obj_property name="ObjectShortName">heap_out_valid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/empty">
            <obj_property name="ElementShortName">empty</obj_property>
            <obj_property name="ObjectShortName">empty</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group871">
            <obj_property name="label">cq_child_abort</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/cq_child_abort_valid">
               <obj_property name="ElementShortName">cq_child_abort_valid</obj_property>
               <obj_property name="ObjectShortName">cq_child_abort_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/cq_child_abort_ready">
               <obj_property name="ElementShortName">cq_child_abort_ready</obj_property>
               <obj_property name="ObjectShortName">cq_child_abort_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/cq_child_abort_slot">
               <obj_property name="ElementShortName">cq_child_abort_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">cq_child_abort_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/cq_child_abort_ts">
               <obj_property name="ElementShortName">cq_child_abort_ts[31:0]</obj_property>
               <obj_property name="ObjectShortName">cq_child_abort_ts[31:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group877">
            <obj_property name="label">free_list</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/FREE_LIST/size">
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="ElementShortName">size[10:0]</obj_property>
               <obj_property name="ObjectShortName">size[10:0]</obj_property>
               <obj_property name="label">free_list_size</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/add_free_tq_slot">
               <obj_property name="ElementShortName">add_free_tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">add_free_tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/add_free_tq_slot_valid">
               <obj_property name="ElementShortName">add_free_tq_slot_valid</obj_property>
               <obj_property name="ObjectShortName">add_free_tq_slot_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_free_tq_slot">
               <obj_property name="ElementShortName">next_free_tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">next_free_tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_free_tq_slot_valid">
               <obj_property name="ElementShortName">next_free_tq_slot_valid</obj_property>
               <obj_property name="ObjectShortName">next_free_tq_slot_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_free_tq_slot_deque">
               <obj_property name="ElementShortName">next_free_tq_slot_deque</obj_property>
               <obj_property name="ObjectShortName">next_free_tq_slot_deque</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group876">
            <obj_property name="label">task_array</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_read_addr">
               <obj_property name="ElementShortName">tq_read_addr[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_read_addr[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_write_addr">
               <obj_property name="ElementShortName">tq_write_addr[9:0]</obj_property>
               <obj_property name="ObjectShortName">tq_write_addr[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_write_data">
               <obj_property name="ElementShortName">tq_write_data</obj_property>
               <obj_property name="ObjectShortName">tq_write_data</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_read_data">
               <obj_property name="ElementShortName">tq_read_data</obj_property>
               <obj_property name="ObjectShortName">tq_read_data</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tq_write_valid">
               <obj_property name="ElementShortName">tq_write_valid</obj_property>
               <obj_property name="ObjectShortName">tq_write_valid</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group939">
            <obj_property name="label">Spill_Heap</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_heap_in_op">
               <obj_property name="ElementShortName">spill_heap_in_op[2:0]</obj_property>
               <obj_property name="ObjectShortName">spill_heap_in_op[2:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_next_insert_elem_ts">
               <obj_property name="ElementShortName">spill_next_insert_elem_ts[31:0]</obj_property>
               <obj_property name="ObjectShortName">spill_next_insert_elem_ts[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_next_insert_elem_slot">
               <obj_property name="ElementShortName">spill_next_insert_elem_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">spill_next_insert_elem_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_heap_ready">
               <obj_property name="ElementShortName">spill_heap_ready</obj_property>
               <obj_property name="ObjectShortName">spill_heap_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_next_deque_elem_ts">
               <obj_property name="ElementShortName">spill_next_deque_elem_ts[31:0]</obj_property>
               <obj_property name="ObjectShortName">spill_next_deque_elem_ts[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_next_deque_elem_slot">
               <obj_property name="ElementShortName">spill_next_deque_elem_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">spill_next_deque_elem_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_heap_out_valid">
               <obj_property name="ElementShortName">spill_heap_out_valid</obj_property>
               <obj_property name="ObjectShortName">spill_heap_out_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/spill_heap_capacity">
               <obj_property name="ElementShortName">spill_heap_capacity[7:0]</obj_property>
               <obj_property name="ObjectShortName">spill_heap_capacity[7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group597">
            <obj_property name="label">Heap</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_insert_elem">
               <obj_property name="ElementShortName">next_insert_elem</obj_property>
               <obj_property name="ObjectShortName">next_insert_elem</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_insert_elem_set">
               <obj_property name="ElementShortName">next_insert_elem_set</obj_property>
               <obj_property name="ObjectShortName">next_insert_elem_set</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_insert_elem_clear">
               <obj_property name="ElementShortName">next_insert_elem_clear</obj_property>
               <obj_property name="ObjectShortName">next_insert_elem_clear</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_next_insert_elem">
               <obj_property name="ElementShortName">reg_next_insert_elem</obj_property>
               <obj_property name="ObjectShortName">reg_next_insert_elem</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_next_insert_elem_valid">
               <obj_property name="ElementShortName">reg_next_insert_elem_valid</obj_property>
               <obj_property name="ObjectShortName">reg_next_insert_elem_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/heap_in_op">
               <obj_property name="ElementShortName">heap_in_op[2:0]</obj_property>
               <obj_property name="ObjectShortName">heap_in_op[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/heap_out_valid">
               <obj_property name="ElementShortName">heap_out_valid</obj_property>
               <obj_property name="ObjectShortName">heap_out_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/next_deque_elem">
               <obj_property name="ElementShortName">next_deque_elem</obj_property>
               <obj_property name="ObjectShortName">next_deque_elem</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/deq_task">
               <obj_property name="ElementShortName">deq_task</obj_property>
               <obj_property name="ObjectShortName">deq_task</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group681">
               <obj_property name="label">min_entry</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/min_entry/active">
                  <obj_property name="ElementShortName">active</obj_property>
                  <obj_property name="ObjectShortName">active</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/min_entry/capacity">
                  <obj_property name="ElementShortName">capacity[11:0]</obj_property>
                  <obj_property name="ObjectShortName">capacity[11:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/min_entry/ts">
                  <obj_property name="ElementShortName">ts[31:0]</obj_property>
                  <obj_property name="ObjectShortName">ts[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/min_entry/data">
                  <obj_property name="ElementShortName">data[18:0]</obj_property>
                  <obj_property name="ObjectShortName">data[18:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/heap_capacity">
               <obj_property name="ElementShortName">heap_capacity[11:0]</obj_property>
               <obj_property name="ObjectShortName">heap_capacity[11:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group484">
               <obj_property name="label">HEAP_STAGE_0</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /in_op">
                  <obj_property name="ElementShortName">in_op[2:0]</obj_property>
                  <obj_property name="ObjectShortName">in_op[2:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /in_pos">
                  <obj_property name="ElementShortName">in_pos[11:0]</obj_property>
                  <obj_property name="ObjectShortName">in_pos[11:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /in_ts">
                  <obj_property name="ElementShortName">in_ts[31:0]</obj_property>
                  <obj_property name="ObjectShortName">in_ts[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /in_data">
                  <obj_property name="ElementShortName">in_data[18:0]</obj_property>
                  <obj_property name="ObjectShortName">in_data[18:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /out_op">
                  <obj_property name="ElementShortName">out_op[2:0]</obj_property>
                  <obj_property name="ObjectShortName">out_op[2:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /out_pos">
                  <obj_property name="ElementShortName">out_pos[11:0]</obj_property>
                  <obj_property name="ObjectShortName">out_pos[11:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /out_ts">
                  <obj_property name="ElementShortName">out_ts[31:0]</obj_property>
                  <obj_property name="ObjectShortName">out_ts[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /out_data">
                  <obj_property name="ElementShortName">out_data[18:0]</obj_property>
                  <obj_property name="ObjectShortName">out_data[18:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /cur_op">
                  <obj_property name="ElementShortName">cur_op[2:0]</obj_property>
                  <obj_property name="ObjectShortName">cur_op[2:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /waddr_c">
                  <obj_property name="ElementShortName">waddr_c[11:0]</obj_property>
                  <obj_property name="ObjectShortName">waddr_c[11:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /waddr_n">
                  <obj_property name="ElementShortName">waddr_n[11:0]</obj_property>
                  <obj_property name="ObjectShortName">waddr_n[11:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /wr_en_c">
                  <obj_property name="ElementShortName">wr_en_c</obj_property>
                  <obj_property name="ObjectShortName">wr_en_c</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /wr_en_n">
                  <obj_property name="ElementShortName">wr_en_n</obj_property>
                  <obj_property name="ObjectShortName">wr_en_n</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /cur_pos">
                  <obj_property name="ElementShortName">cur_pos[11:0]</obj_property>
                  <obj_property name="ObjectShortName">cur_pos[11:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /cur_ts">
                  <obj_property name="ElementShortName">cur_ts[31:0]</obj_property>
                  <obj_property name="ObjectShortName">cur_ts[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/HEAP/\genblk1[0].HEAP_STAGE /cur_data">
                  <obj_property name="ElementShortName">cur_data[18:0]</obj_property>
                  <obj_property name="ObjectShortName">cur_data[18:0]</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group633">
            <obj_property name="label">reg_bus</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/waddr">
               <obj_property name="ElementShortName">waddr[15:0]</obj_property>
               <obj_property name="ObjectShortName">waddr[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/wdata">
               <obj_property name="ElementShortName">wdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/wvalid">
               <obj_property name="ElementShortName">wvalid</obj_property>
               <obj_property name="ObjectShortName">wvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/araddr">
               <obj_property name="ElementShortName">araddr[15:0]</obj_property>
               <obj_property name="ObjectShortName">araddr[15:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/arvalid">
               <obj_property name="ElementShortName">arvalid</obj_property>
               <obj_property name="ObjectShortName">arvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/rdata">
               <obj_property name="ElementShortName">rdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/reg_bus/rvalid">
               <obj_property name="ElementShortName">rvalid</obj_property>
               <obj_property name="ObjectShortName">rvalid</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/lvt">
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="ElementShortName">lvt[31:0]</obj_property>
            <obj_property name="ObjectShortName">lvt[31:0]</obj_property>
            <obj_property name="label">tq_lvt[31:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group887">
            <obj_property name="label">epoch_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/epoch">
               <obj_property name="ElementShortName">epoch[0:1023][7:0]</obj_property>
               <obj_property name="ObjectShortName">epoch[0:1023][7:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/epoch_wr_en">
               <obj_property name="ElementShortName">epoch_wr_en</obj_property>
               <obj_property name="ObjectShortName">epoch_wr_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/epoch_wr_addr">
               <obj_property name="ElementShortName">epoch_wr_addr[9:0]</obj_property>
               <obj_property name="ObjectShortName">epoch_wr_addr[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/epoch_wr_data">
               <obj_property name="ElementShortName">epoch_wr_data[7:0]</obj_property>
               <obj_property name="ObjectShortName">epoch_wr_data[7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group876">
            <obj_property name="label">dequeued_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/dequeued_task">
               <obj_property name="ElementShortName">dequeued_task[0:1023]</obj_property>
               <obj_property name="ObjectShortName">dequeued_task[0:1023]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/dequeued_task_wr_en">
               <obj_property name="ElementShortName">dequeued_task_wr_en</obj_property>
               <obj_property name="ObjectShortName">dequeued_task_wr_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/dequeued_task_wr_addr">
               <obj_property name="ElementShortName">dequeued_task_wr_addr[9:0]</obj_property>
               <obj_property name="ObjectShortName">dequeued_task_wr_addr[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/dequeued_task_wr_data">
               <obj_property name="ElementShortName">dequeued_task_wr_data</obj_property>
               <obj_property name="ObjectShortName">dequeued_task_wr_data</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group882">
            <obj_property name="label">tied_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tied_task">
               <obj_property name="ElementShortName">tied_task[0:1023]</obj_property>
               <obj_property name="ObjectShortName">tied_task[0:1023]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tied_task_wr_en">
               <obj_property name="ElementShortName">tied_task_wr_en</obj_property>
               <obj_property name="ObjectShortName">tied_task_wr_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tied_task_wr_addr">
               <obj_property name="ElementShortName">tied_task_wr_addr[9:0]</obj_property>
               <obj_property name="ObjectShortName">tied_task_wr_addr[9:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/tied_task_wr_data">
               <obj_property name="ElementShortName">tied_task_wr_data</obj_property>
               <obj_property name="ObjectShortName">tied_task_wr_data</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group975">
            <obj_property name="label">LOG</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/arvalid">
               <obj_property name="ElementShortName">arvalid</obj_property>
               <obj_property name="ObjectShortName">arvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/arlen">
               <obj_property name="ElementShortName">arlen[7:0]</obj_property>
               <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/rdata">
               <obj_property name="ElementShortName">rdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
               <obj_property name="CustomSignalColor">#FF0000</obj_property>
               <obj_property name="UseCustomSignalColor">true</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/rvalid">
               <obj_property name="ElementShortName">rvalid</obj_property>
               <obj_property name="ObjectShortName">rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/rlast">
               <obj_property name="ElementShortName">rlast</obj_property>
               <obj_property name="ObjectShortName">rlast</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/pci_debug/rready">
               <obj_property name="ElementShortName">rready</obj_property>
               <obj_property name="ObjectShortName">rready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TASK_UNIT/log_size">
               <obj_property name="ElementShortName">log_size[14:0]</obj_property>
               <obj_property name="ObjectShortName">log_size[14:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1006">
         <obj_property name="label">TSB</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/tsb_entry_valid">
            <obj_property name="ElementShortName">tsb_entry_valid[15:0]</obj_property>
            <obj_property name="ObjectShortName">tsb_entry_valid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/tsb_entry_cq_slot">
            <obj_property name="ElementShortName">tsb_entry_cq_slot[15:0][5:0]</obj_property>
            <obj_property name="ObjectShortName">tsb_entry_cq_slot[15:0][5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/tsb_entry_child_id">
            <obj_property name="ElementShortName">tsb_entry_child_id[15:0][3:0]</obj_property>
            <obj_property name="ObjectShortName">tsb_entry_child_id[15:0][3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/tsb_entry_tile_id">
            <obj_property name="ElementShortName">tsb_entry_tile_id[15:0][0:0]</obj_property>
            <obj_property name="ObjectShortName">tsb_entry_tile_id[15:0][0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/tsb_entry_task">
            <obj_property name="ElementShortName">tsb_entry_task[15:0][131:0]</obj_property>
            <obj_property name="ObjectShortName">tsb_entry_task[15:0][131:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/next_tsb_entry">
            <obj_property name="ElementShortName">next_tsb_entry[3:0]</obj_property>
            <obj_property name="ObjectShortName">next_tsb_entry[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/n_tsb_size">
            <obj_property name="ElementShortName">n_tsb_size[4:0]</obj_property>
            <obj_property name="ObjectShortName">n_tsb_size[4:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/n_tsb_size_inc">
            <obj_property name="ElementShortName">n_tsb_size_inc</obj_property>
            <obj_property name="ObjectShortName">n_tsb_size_inc</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/n_tsb_size_dec_resp">
            <obj_property name="ElementShortName">n_tsb_size_dec_resp</obj_property>
            <obj_property name="ObjectShortName">n_tsb_size_dec_resp</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/n_tsb_size_dec_retry">
            <obj_property name="ElementShortName">n_tsb_size_dec_retry</obj_property>
            <obj_property name="ObjectShortName">n_tsb_size_dec_retry</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /TSB/s_only_untied">
            <obj_property name="ElementShortName">s_only_untied</obj_property>
            <obj_property name="ObjectShortName">s_only_untied</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group659">
         <obj_property name="label">Child Manager</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group742">
            <obj_property name="label">task_enq</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="group" fp_name="group997">
               <obj_property name="label">s_</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/s_wvalid">
                  <obj_property name="ElementShortName">s_wvalid[9:0]</obj_property>
                  <obj_property name="ObjectShortName">s_wvalid[9:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/s_wready">
                  <obj_property name="ElementShortName">s_wready[9:0]</obj_property>
                  <obj_property name="ObjectShortName">s_wready[9:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/s_wdata">
                  <obj_property name="ElementShortName">s_wdata[9:0]</obj_property>
                  <obj_property name="ObjectShortName">s_wdata[9:0]</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/s_enq_untied">
                  <obj_property name="ElementShortName">s_enq_untied[9:0]</obj_property>
                  <obj_property name="ObjectShortName">s_enq_untied[9:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group689">
               <obj_property name="label">task_enq</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_valid">
                  <obj_property name="ElementShortName">task_enq_valid</obj_property>
                  <obj_property name="ObjectShortName">task_enq_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_ready">
                  <obj_property name="ElementShortName">task_enq_ready</obj_property>
                  <obj_property name="ObjectShortName">task_enq_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_data">
                  <obj_property name="ElementShortName">task_enq_data</obj_property>
                  <obj_property name="ObjectShortName">task_enq_data</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_resp_cq_slot">
                  <obj_property name="ElementShortName">task_enq_resp_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">task_enq_resp_cq_slot[5:0]</obj_property>
                  <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_resp_child_id">
                  <obj_property name="ElementShortName">task_enq_resp_child_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_enq_resp_child_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_enq_tied">
                  <obj_property name="ElementShortName">task_enq_tied</obj_property>
                  <obj_property name="ObjectShortName">task_enq_tied</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group697">
               <obj_property name="label">task_resp</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_valid">
                  <obj_property name="ElementShortName">task_resp_valid</obj_property>
                  <obj_property name="ObjectShortName">task_resp_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_ready">
                  <obj_property name="ElementShortName">task_resp_ready</obj_property>
                  <obj_property name="ObjectShortName">task_resp_ready</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_ack">
                  <obj_property name="ElementShortName">task_resp_ack</obj_property>
                  <obj_property name="ObjectShortName">task_resp_ack</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_tsb_slot">
                  <obj_property name="ElementShortName">task_resp_tsb_slot[3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_tsb_slot[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_cq_slot">
                  <obj_property name="ElementShortName">task_resp_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_cq_slot[5:0]</obj_property>
                  <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_child_id">
                  <obj_property name="ElementShortName">task_resp_child_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_child_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_epoch">
                  <obj_property name="ElementShortName">task_resp_epoch[7:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_epoch[7:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_tq_slot">
                  <obj_property name="ElementShortName">task_resp_tq_slot[9:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_tq_slot[9:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_resp_tile_id">
                  <obj_property name="ElementShortName">task_resp_tile_id[0:0]</obj_property>
                  <obj_property name="ObjectShortName">task_resp_tile_id[0:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group857">
               <obj_property name="label">task_retry</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_retry_valid">
                  <obj_property name="ElementShortName">task_retry_valid</obj_property>
                  <obj_property name="ObjectShortName">task_retry_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_retry_ready">
                  <obj_property name="ElementShortName">task_retry_ready</obj_property>
                  <obj_property name="ObjectShortName">task_retry_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_retry_tsb_id">
                  <obj_property name="ElementShortName">task_retry_tsb_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_retry_tsb_id[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_retry_abort">
                  <obj_property name="ElementShortName">task_retry_abort</obj_property>
                  <obj_property name="ObjectShortName">task_retry_abort</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/task_retry_tied">
                  <obj_property name="ElementShortName">task_retry_tied</obj_property>
                  <obj_property name="ObjectShortName">task_retry_tied</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/write_select">
               <obj_property name="ElementShortName">write_select[3:0]</obj_property>
               <obj_property name="ObjectShortName">write_select[3:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group743">
            <obj_property name="label">abort_children</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_child_valid">
               <obj_property name="ElementShortName">abort_child_valid</obj_property>
               <obj_property name="ObjectShortName">abort_child_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_child_ready">
               <obj_property name="ElementShortName">abort_child_ready</obj_property>
               <obj_property name="ObjectShortName">abort_child_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_child_epoch">
               <obj_property name="ElementShortName">abort_child_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">abort_child_epoch[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_child_tq_slot">
               <obj_property name="ElementShortName">abort_child_tq_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">abort_child_tq_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_child_tile_id">
               <obj_property name="ElementShortName">abort_child_tile_id[0:0]</obj_property>
               <obj_property name="ObjectShortName">abort_child_tile_id[0:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group866">
            <obj_property name="label">cq_interface</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="group" fp_name="group867">
               <obj_property name="label">abort_children</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_abort_children_valid">
                  <obj_property name="ElementShortName">cq_abort_children_valid</obj_property>
                  <obj_property name="ObjectShortName">cq_abort_children_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_abort_children_ready">
                  <obj_property name="ElementShortName">cq_abort_children_ready</obj_property>
                  <obj_property name="ObjectShortName">cq_abort_children_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_abort_children_cq_slot">
                  <obj_property name="ElementShortName">cq_abort_children_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">cq_abort_children_cq_slot[5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_abort_children_count">
                  <obj_property name="ElementShortName">cq_abort_children_count[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cq_abort_children_count[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group874">
               <obj_property name="label">cut_ties</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_cut_ties_valid">
                  <obj_property name="ElementShortName">cq_cut_ties_valid</obj_property>
                  <obj_property name="ObjectShortName">cq_cut_ties_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_cut_ties_ready">
                  <obj_property name="ElementShortName">cq_cut_ties_ready</obj_property>
                  <obj_property name="ObjectShortName">cq_cut_ties_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_cut_ties_cq_slot">
                  <obj_property name="ElementShortName">cq_cut_ties_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">cq_cut_ties_cq_slot[5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cq_cut_ties_count">
                  <obj_property name="ElementShortName">cq_cut_ties_count[3:0]</obj_property>
                  <obj_property name="ObjectShortName">cq_cut_ties_count[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group875">
               <obj_property name="label">abort_ack</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_children_ack_valid">
                  <obj_property name="ElementShortName">abort_children_ack_valid</obj_property>
                  <obj_property name="ObjectShortName">abort_children_ack_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_children_ack_ready">
                  <obj_property name="ElementShortName">abort_children_ack_ready</obj_property>
                  <obj_property name="ObjectShortName">abort_children_ack_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_children_ack_cq_slot">
                  <obj_property name="ElementShortName">abort_children_ack_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_children_ack_cq_slot[5:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group876">
               <obj_property name="label">cut_tie_ack</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cut_ties_ack_valid">
                  <obj_property name="ElementShortName">cut_ties_ack_valid</obj_property>
                  <obj_property name="ObjectShortName">cut_ties_ack_valid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cut_ties_ack_ready">
                  <obj_property name="ElementShortName">cut_ties_ack_ready</obj_property>
                  <obj_property name="ObjectShortName">cut_ties_ack_ready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/cut_ties_ack_cq_slot">
                  <obj_property name="ElementShortName">cut_ties_ack_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">cut_ties_ack_cq_slot[5:0]</obj_property>
               </wvobject>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group896">
            <obj_property name="label">child_ptr</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/child_read_addr">
               <obj_property name="ElementShortName">child_read_addr[8:0]</obj_property>
               <obj_property name="ObjectShortName">child_read_addr[8:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/child_ptr_rd_data">
               <obj_property name="ElementShortName">child_ptr_rd_data</obj_property>
               <obj_property name="ObjectShortName">child_ptr_rd_data</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/child_write_addr">
               <obj_property name="ElementShortName">child_write_addr[8:0]</obj_property>
               <obj_property name="ObjectShortName">child_write_addr[8:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/child_wr_data">
               <obj_property name="ElementShortName">child_wr_data</obj_property>
               <obj_property name="ObjectShortName">child_wr_data</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/child_wr_en">
               <obj_property name="ElementShortName">child_wr_en</obj_property>
               <obj_property name="ObjectShortName">child_wr_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/children_array_process_resp">
               <obj_property name="ElementShortName">children_array_process_resp</obj_property>
               <obj_property name="ObjectShortName">children_array_process_resp</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/children_array_process_nack">
               <obj_property name="ElementShortName">children_array_process_nack</obj_property>
               <obj_property name="ObjectShortName">children_array_process_nack</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/children_array_process_new_enq">
               <obj_property name="ElementShortName">children_array_process_new_enq</obj_property>
               <obj_property name="ObjectShortName">children_array_process_new_enq</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group985">
            <obj_property name="label">reg_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/reg_request">
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="ElementShortName">reg_request</obj_property>
               <obj_property name="ObjectShortName">reg_request</obj_property>
               <obj_property name="label">reg_request</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/reg_request_valid">
               <obj_property name="ElementShortName">reg_request_valid</obj_property>
               <obj_property name="ObjectShortName">reg_request_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/requeue_valid">
               <obj_property name="ElementShortName">requeue_valid</obj_property>
               <obj_property name="ObjectShortName">requeue_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_stalled">
               <obj_property name="ElementShortName">req_stalled</obj_property>
               <obj_property name="ObjectShortName">req_stalled</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group917">
            <obj_property name="label">blocked_req</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/blocked_req">
               <obj_property name="ElementShortName">blocked_req[7:0]</obj_property>
               <obj_property name="ObjectShortName">blocked_req[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/blocked_req_valid">
               <obj_property name="ElementShortName">blocked_req_valid[7:0]</obj_property>
               <obj_property name="ObjectShortName">blocked_req_valid[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/unblock_this_req">
               <obj_property name="ElementShortName">unblock_this_req[7:0]</obj_property>
               <obj_property name="ObjectShortName">unblock_this_req[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/next_blocked_id">
               <obj_property name="ElementShortName">next_blocked_id[2:0]</obj_property>
               <obj_property name="ObjectShortName">next_blocked_id[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/block_cur_request">
               <obj_property name="ElementShortName">block_cur_request</obj_property>
               <obj_property name="ObjectShortName">block_cur_request</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/unblock_id">
               <obj_property name="ElementShortName">unblock_id[2:0]</obj_property>
               <obj_property name="ObjectShortName">unblock_id[2:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/unblock_valid">
               <obj_property name="ElementShortName">unblock_valid</obj_property>
               <obj_property name="ObjectShortName">unblock_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/unblock_ready">
               <obj_property name="ElementShortName">unblock_ready</obj_property>
               <obj_property name="ObjectShortName">unblock_ready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group1011">
            <obj_property name="label">abort_acks_left</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_acks_left">
               <obj_property name="ElementShortName">abort_acks_left[0:63][3:0]</obj_property>
               <obj_property name="ObjectShortName">abort_acks_left[0:63][3:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_acks_process_resp">
               <obj_property name="ElementShortName">abort_acks_process_resp</obj_property>
               <obj_property name="ObjectShortName">abort_acks_process_resp</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_acks_process_nack">
               <obj_property name="ElementShortName">abort_acks_process_nack</obj_property>
               <obj_property name="ObjectShortName">abort_acks_process_nack</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/abort_acks_process_new_enq">
               <obj_property name="ElementShortName">abort_acks_process_new_enq</obj_property>
               <obj_property name="ObjectShortName">abort_acks_process_new_enq</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/tied_vector">
            <obj_property name="ElementShortName">tied_vector[0:63]</obj_property>
            <obj_property name="ObjectShortName">tied_vector[0:63]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group993">
            <obj_property name="label">nack_fifo</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_in">
               <obj_property name="ElementShortName">nack_fifo_in</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_in</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_out">
               <obj_property name="ElementShortName">nack_fifo_out</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_out</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_wr_en">
               <obj_property name="ElementShortName">nack_fifo_wr_en</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_wr_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_rd_en">
               <obj_property name="ElementShortName">nack_fifo_rd_en</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_rd_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_empty">
               <obj_property name="ElementShortName">nack_fifo_empty</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_empty</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_full">
               <obj_property name="ElementShortName">nack_fifo_full</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_full</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nack_fifo_valid">
               <obj_property name="ElementShortName">nack_fifo_valid</obj_property>
               <obj_property name="ObjectShortName">nack_fifo_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nacked_task_is_aborted">
               <obj_property name="ElementShortName">nacked_task_is_aborted</obj_property>
               <obj_property name="ObjectShortName">nacked_task_is_aborted</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/nacked_task_is_untied">
               <obj_property name="ElementShortName">nacked_task_is_untied</obj_property>
               <obj_property name="ObjectShortName">nacked_task_is_untied</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group883">
            <obj_property name="label">req_fifo</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_in">
               <obj_property name="ElementShortName">req_fifo_in</obj_property>
               <obj_property name="ObjectShortName">req_fifo_in</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_out">
               <obj_property name="ElementShortName">req_fifo_out</obj_property>
               <obj_property name="ObjectShortName">req_fifo_out</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_wr_en">
               <obj_property name="ElementShortName">req_fifo_wr_en</obj_property>
               <obj_property name="ObjectShortName">req_fifo_wr_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_rd_en">
               <obj_property name="ElementShortName">req_fifo_rd_en</obj_property>
               <obj_property name="ObjectShortName">req_fifo_rd_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_empty">
               <obj_property name="ElementShortName">req_fifo_empty</obj_property>
               <obj_property name="ObjectShortName">req_fifo_empty</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CHILD_MANAGER/req_fifo_full">
               <obj_property name="ElementShortName">req_fifo_full</obj_property>
               <obj_property name="ObjectShortName">req_fifo_full</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group631">
         <obj_property name="label">LVT</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cur_cycle">
            <obj_property name="ElementShortName">cur_cycle[63:0]</obj_property>
            <obj_property name="ObjectShortName">cur_cycle[63:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_tq_out">
            <obj_property name="ElementShortName">lvt_tq_out[31:0]</obj_property>
            <obj_property name="ObjectShortName">lvt_tq_out[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_tq_fixed">
            <obj_property name="ElementShortName">lvt_tq_fixed</obj_property>
            <obj_property name="ObjectShortName">lvt_tq_fixed</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_tq_rolling">
            <obj_property name="ElementShortName">lvt_tq_rolling[31:0]</obj_property>
            <obj_property name="ObjectShortName">lvt_tq_rolling[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_cq_out">
            <obj_property name="ElementShortName">lvt_cq_out</obj_property>
            <obj_property name="ObjectShortName">lvt_cq_out</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_cm_out">
            <obj_property name="ElementShortName">lvt_cm_out[31:0]</obj_property>
            <obj_property name="ObjectShortName">lvt_cm_out[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_cm_fixed">
            <obj_property name="ElementShortName">lvt_cm_fixed</obj_property>
            <obj_property name="ObjectShortName">lvt_cm_fixed</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_cm_rolling">
            <obj_property name="ElementShortName">lvt_cm_rolling[31:0]</obj_property>
            <obj_property name="ObjectShortName">lvt_cm_rolling[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_tsb_out">
            <obj_property name="ElementShortName">lvt_tsb_out</obj_property>
            <obj_property name="ObjectShortName">lvt_tsb_out</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_tq_cq">
            <obj_property name="ElementShortName">lvt_tq_cq</obj_property>
            <obj_property name="ObjectShortName">lvt_tq_cq</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt">
            <obj_property name="ElementShortName">lvt</obj_property>
            <obj_property name="ObjectShortName">lvt</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /lvt_cm_tsb">
            <obj_property name="ElementShortName">lvt_cm_tsb</obj_property>
            <obj_property name="ObjectShortName">lvt_cm_tsb</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OCL_SLAVE/cur_cycle">
         <obj_property name="ElementShortName">cur_cycle[63:0]</obj_property>
         <obj_property name="ObjectShortName">cur_cycle[63:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group1042">
         <obj_property name="label">Cores</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group666">
            <obj_property name="label">Core_1</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_1/task_arvalid">
               <obj_property name="ElementShortName">task_arvalid</obj_property>
               <obj_property name="ObjectShortName">task_arvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_1/task_araddr">
               <obj_property name="ElementShortName">task_araddr[3:0]</obj_property>
               <obj_property name="ObjectShortName">task_araddr[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_1/state">
               <obj_property name="ElementShortName">state[2:0]</obj_property>
               <obj_property name="ObjectShortName">state[2:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_1/\genblk1.APP_CORE /state">
               <obj_property name="ElementShortName">state[4:0]</obj_property>
               <obj_property name="ObjectShortName">state[4:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_1/\genblk1.APP_CORE /write_state">
               <obj_property name="ElementShortName">write_state[1:0]</obj_property>
               <obj_property name="ObjectShortName">write_state[1:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group1010">
            <obj_property name="label">Core-8</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="group" fp_name="group1022">
               <obj_property name="label">l1</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/arid">
                  <obj_property name="ElementShortName">arid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">arid[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/araddr">
                  <obj_property name="ElementShortName">araddr[63:0]</obj_property>
                  <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/arlen">
                  <obj_property name="ElementShortName">arlen[7:0]</obj_property>
                  <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/arsize">
                  <obj_property name="ElementShortName">arsize[2:0]</obj_property>
                  <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/arvalid">
                  <obj_property name="ElementShortName">arvalid</obj_property>
                  <obj_property name="ObjectShortName">arvalid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/arready">
                  <obj_property name="ElementShortName">arready</obj_property>
                  <obj_property name="ObjectShortName">arready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/rid">
                  <obj_property name="ElementShortName">rid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">rid[15:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/rlast">
                  <obj_property name="ElementShortName">rlast</obj_property>
                  <obj_property name="ObjectShortName">rlast</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/rvalid">
                  <obj_property name="ElementShortName">rvalid</obj_property>
                  <obj_property name="ObjectShortName">rvalid</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1/rready">
                  <obj_property name="ElementShortName">rready</obj_property>
                  <obj_property name="ObjectShortName">rready</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/l1_rdata_32bit">
                  <obj_property name="ElementShortName">l1_rdata_32bit[0:15][31:0]</obj_property>
                  <obj_property name="ObjectShortName">l1_rdata_32bit[0:15][31:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/state">
               <obj_property name="ElementShortName">state[3:0]</obj_property>
               <obj_property name="ObjectShortName">state[3:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group999">
               <obj_property name="label">task_</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_arvalid">
                  <obj_property name="ElementShortName">task_arvalid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">task_arvalid[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_araddr">
                  <obj_property name="ElementShortName">task_araddr[15:0][3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_araddr[15:0][3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_rvalid">
                  <obj_property name="ElementShortName">task_rvalid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">task_rvalid[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_rdata">
                  <obj_property name="ElementShortName">task_rdata</obj_property>
                  <obj_property name="ObjectShortName">task_rdata</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_rslot">
                  <obj_property name="ElementShortName">task_rslot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">task_rslot[5:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_wvalid">
                  <obj_property name="ElementShortName">task_wvalid</obj_property>
                  <obj_property name="ObjectShortName">task_wvalid</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_wdata">
                  <obj_property name="ElementShortName">task_wdata</obj_property>
                  <obj_property name="ObjectShortName">task_wdata</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_wready">
                  <obj_property name="ElementShortName">task_wready</obj_property>
                  <obj_property name="ObjectShortName">task_wready</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_enq_untied">
                  <obj_property name="ElementShortName">task_enq_untied</obj_property>
                  <obj_property name="ObjectShortName">task_enq_untied</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_cq_slot">
                  <obj_property name="ElementShortName">task_cq_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">task_cq_slot[5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/task_child_id">
                  <obj_property name="ElementShortName">task_child_id[3:0]</obj_property>
                  <obj_property name="ObjectShortName">task_child_id[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group1070">
               <obj_property name="label">start_task_fifo</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_wr_en">
                  <obj_property name="ElementShortName">start_task_fifo_wr_en</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_wr_en</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_rd_en">
                  <obj_property name="ElementShortName">start_task_fifo_rd_en</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_rd_en</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_wdata">
                  <obj_property name="ElementShortName">start_task_fifo_wdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_wdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_rdata">
                  <obj_property name="ElementShortName">start_task_fifo_rdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_rdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_capacity">
                  <obj_property name="ElementShortName">start_task_fifo_capacity[3:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_capacity[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_empty">
                  <obj_property name="ElementShortName">start_task_fifo_empty</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_empty</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_fifo_almost_full">
                  <obj_property name="ElementShortName">start_task_fifo_almost_full</obj_property>
                  <obj_property name="ObjectShortName">start_task_fifo_almost_full</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group1078">
               <obj_property name="label">read_coord_fifo</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_wr_en">
                  <obj_property name="ElementShortName">read_coord_fifo_wr_en</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_wr_en</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_rd_en">
                  <obj_property name="ElementShortName">read_coord_fifo_rd_en</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_rd_en</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_wdata">
                  <obj_property name="ElementShortName">read_coord_fifo_wdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_wdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_rdata">
                  <obj_property name="ElementShortName">read_coord_fifo_rdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_rdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_empty">
                  <obj_property name="ElementShortName">read_coord_fifo_empty</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_empty</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_fifo_full">
                  <obj_property name="ElementShortName">read_coord_fifo_full</obj_property>
                  <obj_property name="ObjectShortName">read_coord_fifo_full</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/read_coord_cb_entry">
                  <obj_property name="ElementShortName">read_coord_cb_entry[3:0]</obj_property>
                  <obj_property name="ObjectShortName">read_coord_cb_entry[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group1008">
               <obj_property name="label">start_finish</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_valid">
                  <obj_property name="ElementShortName">start_task_valid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_valid[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_ready">
                  <obj_property name="ElementShortName">start_task_ready[15:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_ready[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/start_task_slot">
                  <obj_property name="ElementShortName">start_task_slot[15:0][5:0]</obj_property>
                  <obj_property name="ObjectShortName">start_task_slot[15:0][5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_valid">
                  <obj_property name="ElementShortName">finish_task_valid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">finish_task_valid[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_ready">
                  <obj_property name="ElementShortName">finish_task_ready[15:0]</obj_property>
                  <obj_property name="ObjectShortName">finish_task_ready[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_slot">
                  <obj_property name="ElementShortName">finish_task_slot[15:0][5:0]</obj_property>
                  <obj_property name="ObjectShortName">finish_task_slot[15:0][5:0]</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_num_children">
                  <obj_property name="ElementShortName">finish_task_num_children[15:0][3:0]</obj_property>
                  <obj_property name="ObjectShortName">finish_task_num_children[15:0][3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_undo_log_write">
                  <obj_property name="ElementShortName">finish_task_undo_log_write[15:0]</obj_property>
                  <obj_property name="ObjectShortName">finish_task_undo_log_write[15:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_task">
               <obj_property name="ElementShortName">abort_running_task[15:0]</obj_property>
               <obj_property name="ObjectShortName">abort_running_task[15:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group1219">
               <obj_property name="label">abort_running_</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_task">
                  <obj_property name="ElementShortName">abort_running_task[15:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_running_task[15:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_slot">
                  <obj_property name="ElementShortName">abort_running_slot[5:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_running_slot[5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_slot_q">
                  <obj_property name="ElementShortName">abort_running_slot_q[5:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_running_slot_q[5:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_task_q">
                  <obj_property name="ElementShortName">abort_running_task_q</obj_property>
                  <obj_property name="ObjectShortName">abort_running_task_q</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_cb_slot">
                  <obj_property name="ElementShortName">abort_running_cb_slot[3:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_running_cb_slot[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/abort_running_cb_slot_q">
                  <obj_property name="ElementShortName">abort_running_cb_slot_q[3:0]</obj_property>
                  <obj_property name="ObjectShortName">abort_running_cb_slot_q[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/gvt_task_slot_valid">
               <obj_property name="ElementShortName">gvt_task_slot_valid</obj_property>
               <obj_property name="ObjectShortName">gvt_task_slot_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/gvt_task_slot">
               <obj_property name="ElementShortName">gvt_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">gvt_task_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/next_cb_entry">
               <obj_property name="ElementShortName">next_cb_entry[3:0]</obj_property>
               <obj_property name="ObjectShortName">next_cb_entry[3:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group1032">
               <obj_property name="label">astar_dist</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/target_lat">
                  <obj_property name="ElementShortName">target_lat[31:0]</obj_property>
                  <obj_property name="ObjectShortName">target_lat[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/target_lon">
                  <obj_property name="ElementShortName">target_lon[31:0]</obj_property>
                  <obj_property name="ObjectShortName">target_lon[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/src_lat">
                  <obj_property name="ElementShortName">src_lat[31:0]</obj_property>
                  <obj_property name="ObjectShortName">src_lat[31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/src_lon">
                  <obj_property name="ElementShortName">src_lon[31:0]</obj_property>
                  <obj_property name="ObjectShortName">src_lon[31:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_clk">
                  <obj_property name="ElementShortName">ap_clk</obj_property>
                  <obj_property name="ObjectShortName">ap_clk</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_rst">
                  <obj_property name="ElementShortName">ap_rst</obj_property>
                  <obj_property name="ObjectShortName">ap_rst</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_start">
                  <obj_property name="ElementShortName">ap_start</obj_property>
                  <obj_property name="ObjectShortName">ap_start</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_done">
                  <obj_property name="ElementShortName">ap_done</obj_property>
                  <obj_property name="ObjectShortName">ap_done</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_idle">
                  <obj_property name="ElementShortName">ap_idle</obj_property>
                  <obj_property name="ObjectShortName">ap_idle</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/ap_ready">
                  <obj_property name="ElementShortName">ap_ready</obj_property>
                  <obj_property name="ObjectShortName">ap_ready</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/DIST/out_r_ap_vld">
                  <obj_property name="ElementShortName">out_r_ap_vld</obj_property>
                  <obj_property name="ObjectShortName">out_r_ap_vld</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/target_node">
               <obj_property name="ElementShortName">target_node[31:0]</obj_property>
               <obj_property name="ObjectShortName">target_node[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/base_latlon">
               <obj_property name="ElementShortName">base_latlon[31:0]</obj_property>
               <obj_property name="ObjectShortName">base_latlon[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/astar_dist">
               <obj_property name="ElementShortName">astar_dist[31:0]</obj_property>
               <obj_property name="ObjectShortName">astar_dist[31:0]</obj_property>
            </wvobject>
            <wvobject type="group" fp_name="group1070">
               <obj_property name="label">cb_entry</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cb_entry_valid">
                  <obj_property name="ElementShortName">cb_entry_valid[15:0]</obj_property>
                  <obj_property name="ObjectShortName">cb_entry_valid[15:0]</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cb_entry_state">
                  <obj_property name="ElementShortName">cb_entry_state[15:0][2:0]</obj_property>
                  <obj_property name="ObjectShortName">cb_entry_state[15:0][2:0]</obj_property>
                  <obj_property name="isExpanded"></obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cb_entry_cq_slot">
                  <obj_property name="ElementShortName">cb_entry_cq_slot[0:15][5:0]</obj_property>
                  <obj_property name="ObjectShortName">cb_entry_cq_slot[0:15][5:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cb_entry">
                  <obj_property name="ElementShortName">cb_entry[0:15]</obj_property>
                  <obj_property name="ObjectShortName">cb_entry[0:15]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cb_dist">
                  <obj_property name="ElementShortName">cb_dist[0:15][31:0]</obj_property>
                  <obj_property name="ObjectShortName">cb_dist[0:15][31:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/next_cb_entry">
                  <obj_property name="ElementShortName">next_cb_entry[3:0]</obj_property>
                  <obj_property name="ObjectShortName">next_cb_entry[3:0]</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="group" fp_name="group1071">
               <obj_property name="label">ift_fifo</obj_property>
               <obj_property name="DisplayName">label</obj_property>
               <obj_property name="isExpanded"></obj_property>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/ift_fifo_wr_en">
                  <obj_property name="ElementShortName">ift_fifo_wr_en</obj_property>
                  <obj_property name="ObjectShortName">ift_fifo_wr_en</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/ift_fifo_rd_en">
                  <obj_property name="ElementShortName">ift_fifo_rd_en</obj_property>
                  <obj_property name="ObjectShortName">ift_fifo_rd_en</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/ift_fifo_wdata">
                  <obj_property name="ElementShortName">ift_fifo_wdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">ift_fifo_wdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/ift_fifo_rdata">
                  <obj_property name="ElementShortName">ift_fifo_rdata[3:0]</obj_property>
                  <obj_property name="ObjectShortName">ift_fifo_rdata[3:0]</obj_property>
               </wvobject>
               <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/ift_fifo_empty">
                  <obj_property name="ElementShortName">ift_fifo_empty</obj_property>
                  <obj_property name="ObjectShortName">ift_fifo_empty</obj_property>
               </wvobject>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_wr_en">
               <obj_property name="ElementShortName">c_fifo_wr_en</obj_property>
               <obj_property name="ObjectShortName">c_fifo_wr_en</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_rd_en">
               <obj_property name="ElementShortName">c_fifo_rd_en</obj_property>
               <obj_property name="ObjectShortName">c_fifo_rd_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_wdata_cb">
               <obj_property name="ElementShortName">c_fifo_wdata_cb[3:0]</obj_property>
               <obj_property name="ObjectShortName">c_fifo_wdata_cb[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_wdata_dist">
               <obj_property name="ElementShortName">c_fifo_wdata_dist[31:0]</obj_property>
               <obj_property name="ObjectShortName">c_fifo_wdata_dist[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_rdata_cb">
               <obj_property name="ElementShortName">c_fifo_rdata_cb[3:0]</obj_property>
               <obj_property name="ObjectShortName">c_fifo_rdata_cb[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_rdata_dist">
               <obj_property name="ElementShortName">c_fifo_rdata_dist[31:0]</obj_property>
               <obj_property name="ObjectShortName">c_fifo_rdata_dist[31:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/c_fifo_empty">
               <obj_property name="ElementShortName">c_fifo_empty</obj_property>
               <obj_property name="ObjectShortName">c_fifo_empty</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_entry_valid">
               <obj_property name="ElementShortName">finish_task_entry_valid</obj_property>
               <obj_property name="ObjectShortName">finish_task_entry_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/parentGScore">
               <obj_property name="ElementShortName">parentGScore[31:0]</obj_property>
               <obj_property name="ObjectShortName">parentGScore[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_entry_cq_slot">
               <obj_property name="ElementShortName">finish_task_entry_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">finish_task_entry_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/cycle">
               <obj_property name="ElementShortName">cycle[31:0]</obj_property>
               <obj_property name="ObjectShortName">cycle[31:0]</obj_property>
               <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_valid">
               <obj_property name="ElementShortName">finish_task_valid[15:0]</obj_property>
               <obj_property name="ObjectShortName">finish_task_valid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CORE_8/finish_task_ready">
               <obj_property name="ElementShortName">finish_task_ready[15:0]</obj_property>
               <obj_property name="ObjectShortName">finish_task_ready[15:0]</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group606">
         <obj_property name="label">CQ</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="group" fp_name="group1084">
            <obj_property name="label">log</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/\genblk9.TASK_UNIT_LOG /wvalid">
               <obj_property name="ElementShortName">wvalid</obj_property>
               <obj_property name="ObjectShortName">wvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/\genblk9.TASK_UNIT_LOG /wdata">
               <obj_property name="ElementShortName">wdata[287:0]</obj_property>
               <obj_property name="ObjectShortName">wdata[287:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/\genblk9.TASK_UNIT_LOG /fifo_rd_en">
               <obj_property name="ElementShortName">fifo_rd_en</obj_property>
               <obj_property name="ObjectShortName">fifo_rd_en</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/\genblk9.TASK_UNIT_LOG /fifo_head">
               <obj_property name="ElementShortName">fifo_head[351:0]</obj_property>
               <obj_property name="ObjectShortName">fifo_head[351:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/\genblk9.TASK_UNIT_LOG /size">
               <obj_property name="ElementShortName">size[14:0]</obj_property>
               <obj_property name="ObjectShortName">size[14:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/arvalid">
               <obj_property name="ElementShortName">arvalid</obj_property>
               <obj_property name="ObjectShortName">arvalid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/arlen">
               <obj_property name="ElementShortName">arlen[7:0]</obj_property>
               <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/rdata">
               <obj_property name="ElementShortName">rdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/rvalid">
               <obj_property name="ElementShortName">rvalid</obj_property>
               <obj_property name="ObjectShortName">rvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/rlast">
               <obj_property name="ElementShortName">rlast</obj_property>
               <obj_property name="ObjectShortName">rlast</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/pci_debug/rready">
               <obj_property name="ElementShortName">rready</obj_property>
               <obj_property name="ObjectShortName">rready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /gvt">
            <obj_property name="ElementShortName">gvt</obj_property>
            <obj_property name="ObjectShortName">gvt</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/lvt">
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="ElementShortName">lvt</obj_property>
            <obj_property name="ObjectShortName">lvt</obj_property>
            <obj_property name="label">cq_lvt[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/array_lvt_fixed">
            <obj_property name="ElementShortName">array_lvt_fixed</obj_property>
            <obj_property name="ObjectShortName">array_lvt_fixed</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/array_lvt_rolling">
            <obj_property name="ElementShortName">array_lvt_rolling</obj_property>
            <obj_property name="ObjectShortName">array_lvt_rolling</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/state">
            <obj_property name="ElementShortName">state[2:0]</obj_property>
            <obj_property name="ObjectShortName">state[2:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/in_tq_abort">
            <obj_property name="ElementShortName">in_tq_abort</obj_property>
            <obj_property name="ObjectShortName">in_tq_abort</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/in_resource_abort">
            <obj_property name="ElementShortName">in_resource_abort</obj_property>
            <obj_property name="ObjectShortName">in_resource_abort</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cc_almost_full">
            <obj_property name="ElementShortName">cc_almost_full</obj_property>
            <obj_property name="ObjectShortName">cc_almost_full</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group699">
            <obj_property name="label">deq_task_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/deq_task_valid">
               <obj_property name="ElementShortName">deq_task_valid</obj_property>
               <obj_property name="ObjectShortName">deq_task_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/deq_task_ready">
               <obj_property name="ElementShortName">deq_task_ready</obj_property>
               <obj_property name="ObjectShortName">deq_task_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/deq_task">
               <obj_property name="ElementShortName">deq_task</obj_property>
               <obj_property name="ObjectShortName">deq_task</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group698">
            <obj_property name="label">cur_task</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_task">
               <obj_property name="ElementShortName">cur_task</obj_property>
               <obj_property name="ObjectShortName">cur_task</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_task_slot">
               <obj_property name="ElementShortName">cur_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">cur_task_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/undo_task_vt">
               <obj_property name="ElementShortName">undo_task_vt</obj_property>
               <obj_property name="ObjectShortName">undo_task_vt</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/undo_task_slot">
               <obj_property name="ElementShortName">undo_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">undo_task_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/undo_task_valid">
               <obj_property name="ElementShortName">undo_task_valid</obj_property>
               <obj_property name="ObjectShortName">undo_task_valid</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/should_terminate">
            <obj_property name="ElementShortName">should_terminate</obj_property>
            <obj_property name="ObjectShortName">should_terminate</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group931">
            <obj_property name="label">out_task</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/out_task">
               <obj_property name="ElementShortName">out_task</obj_property>
               <obj_property name="ObjectShortName">out_task</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/out_task_valid">
               <obj_property name="ElementShortName">out_task_valid</obj_property>
               <obj_property name="ObjectShortName">out_task_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/out_task_ready">
               <obj_property name="ElementShortName">out_task_ready</obj_property>
               <obj_property name="ObjectShortName">out_task_ready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group697">
            <obj_property name="label">start_task_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/start_task_slot">
               <obj_property name="ElementShortName">start_task_slot[23:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">start_task_slot[23:0][5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/start_task_valid">
               <obj_property name="ElementShortName">start_task_valid[23:0]</obj_property>
               <obj_property name="ObjectShortName">start_task_valid[23:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/start_task_ready">
               <obj_property name="ElementShortName">start_task_ready[23:0]</obj_property>
               <obj_property name="ObjectShortName">start_task_ready[23:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group695">
            <obj_property name="label">finish_task_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/finish_task_valid">
               <obj_property name="ElementShortName">finish_task_valid</obj_property>
               <obj_property name="ObjectShortName">finish_task_valid</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/finish_task_slot">
               <obj_property name="ElementShortName">finish_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">finish_task_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/finish_task_ready">
               <obj_property name="ElementShortName">finish_task_ready</obj_property>
               <obj_property name="ObjectShortName">finish_task_ready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group696">
            <obj_property name="label">finished_queue_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group753">
            <obj_property name="label">from_tq_abort</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/from_tq_abort_valid">
               <obj_property name="ElementShortName">from_tq_abort_valid</obj_property>
               <obj_property name="ObjectShortName">from_tq_abort_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/from_tq_abort_ready">
               <obj_property name="ElementShortName">from_tq_abort_ready</obj_property>
               <obj_property name="ObjectShortName">from_tq_abort_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/from_tq_abort_slot">
               <obj_property name="ElementShortName">from_tq_abort_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">from_tq_abort_slot[5:0]</obj_property>
               <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group749">
            <obj_property name="label">to_tq_abort</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/to_tq_abort_valid">
               <obj_property name="ElementShortName">to_tq_abort_valid</obj_property>
               <obj_property name="ObjectShortName">to_tq_abort_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/to_tq_abort_ready">
               <obj_property name="ElementShortName">to_tq_abort_ready</obj_property>
               <obj_property name="ObjectShortName">to_tq_abort_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/to_tq_abort_slot">
               <obj_property name="ElementShortName">to_tq_abort_slot[9:0]</obj_property>
               <obj_property name="ObjectShortName">to_tq_abort_slot[9:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/to_tq_abort_epoch">
               <obj_property name="ElementShortName">to_tq_abort_epoch[7:0]</obj_property>
               <obj_property name="ObjectShortName">to_tq_abort_epoch[7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group856">
            <obj_property name="label">commit_task</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_ts_read_indices">
               <obj_property name="ElementShortName">cur_ts_read_indices[0:3][5:0]</obj_property>
               <obj_property name="ObjectShortName">cur_ts_read_indices[0:3][5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_ts_read_state">
               <obj_property name="ElementShortName">cur_ts_read_state[0:3][2:0]</obj_property>
               <obj_property name="ObjectShortName">cur_ts_read_state[0:3][2:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_ts_read_task_can_commit">
               <obj_property name="ElementShortName">cur_ts_read_task_can_commit[3:0]</obj_property>
               <obj_property name="ObjectShortName">cur_ts_read_task_can_commit[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cur_ts_read_commit_index">
               <obj_property name="ElementShortName">cur_ts_read_commit_index[1:0]</obj_property>
               <obj_property name="ObjectShortName">cur_ts_read_commit_index[1:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/commit_task_valid">
               <obj_property name="ElementShortName">commit_task_valid</obj_property>
               <obj_property name="ObjectShortName">commit_task_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/commit_task_ready">
               <obj_property name="ElementShortName">commit_task_ready</obj_property>
               <obj_property name="ObjectShortName">commit_task_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/commit_task_slot">
               <obj_property name="ElementShortName">commit_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">commit_task_slot[5:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group639">
            <obj_property name="label">abort_children_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/abort_children_valid">
               <obj_property name="ElementShortName">abort_children_valid</obj_property>
               <obj_property name="ObjectShortName">abort_children_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/abort_children_ready">
               <obj_property name="ElementShortName">abort_children_ready</obj_property>
               <obj_property name="ObjectShortName">abort_children_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/abort_children_cq_slot">
               <obj_property name="ElementShortName">abort_children_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">abort_children_cq_slot[5:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/abort_running_task">
            <obj_property name="ElementShortName">abort_running_task[23:0]</obj_property>
            <obj_property name="ObjectShortName">abort_running_task[23:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_valid">
            <obj_property name="ElementShortName">cq_valid[63:0]</obj_property>
            <obj_property name="ObjectShortName">cq_valid[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_state">
            <obj_property name="ElementShortName">cq_state[0:63][2:0]</obj_property>
            <obj_property name="ObjectShortName">cq_state[0:63][2:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_locale">
            <obj_property name="ElementShortName">cq_locale[0:63][31:0]</obj_property>
            <obj_property name="ObjectShortName">cq_locale[0:63][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_running_core">
            <obj_property name="ElementShortName">cq_running_core[0:63][4:0]</obj_property>
            <obj_property name="ObjectShortName">cq_running_core[0:63][4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_tq_slot">
            <obj_property name="ElementShortName">cq_tq_slot[0:63][9:0]</obj_property>
            <obj_property name="ObjectShortName">cq_tq_slot[0:63][9:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/tq_epoch">
            <obj_property name="ElementShortName">tq_epoch[0:63][7:0]</obj_property>
            <obj_property name="ObjectShortName">tq_epoch[0:63][7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_conflict">
            <obj_property name="ElementShortName">cq_conflict[63:0]</obj_property>
            <obj_property name="ObjectShortName">cq_conflict[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_num_children">
            <obj_property name="ElementShortName">cq_num_children[0:63][3:0]</obj_property>
            <obj_property name="ObjectShortName">cq_num_children[0:63][3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_undo_log_write">
            <obj_property name="ElementShortName">cq_undo_log_write[0:63]</obj_property>
            <obj_property name="ObjectShortName">cq_undo_log_write[0:63]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_undo_log_ack_pending">
            <obj_property name="ElementShortName">cq_undo_log_ack_pending[0:63]</obj_property>
            <obj_property name="ObjectShortName">cq_undo_log_ack_pending[0:63]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group899">
            <obj_property name="label">TS_ARRAY</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/arr_ts">
               <obj_property name="ElementShortName">arr_ts[0:3][0:15][31:0]</obj_property>
               <obj_property name="ObjectShortName">arr_ts[0:3][0:15][31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/arr_tb">
               <obj_property name="ElementShortName">arr_tb[0:3][0:15][31:0]</obj_property>
               <obj_property name="ObjectShortName">arr_tb[0:3][0:15][31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/r_addr_1">
               <obj_property name="ElementShortName">r_addr_1[5:0]</obj_property>
               <obj_property name="ObjectShortName">r_addr_1[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/r_lvt_index">
               <obj_property name="ElementShortName">r_lvt_index[3:0]</obj_property>
               <obj_property name="ObjectShortName">r_lvt_index[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/wdata">
               <obj_property name="ElementShortName">wdata</obj_property>
               <obj_property name="ObjectShortName">wdata</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/rdata_lvt">
               <obj_property name="ElementShortName">rdata_lvt[0:3]</obj_property>
               <obj_property name="ObjectShortName">rdata_lvt[0:3]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/TS_ARRAY/w_valid">
               <obj_property name="ElementShortName">w_valid</obj_property>
               <obj_property name="ObjectShortName">w_valid</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/cq_next_idle_in">
            <obj_property name="ElementShortName">cq_next_idle_in[63:0]</obj_property>
            <obj_property name="ObjectShortName">cq_next_idle_in[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/ref_locale">
            <obj_property name="ElementShortName">ref_locale[31:0]</obj_property>
            <obj_property name="ObjectShortName">ref_locale[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/ts_check_id">
            <obj_property name="ElementShortName">ts_check_id[5:0]</obj_property>
            <obj_property name="ObjectShortName">ts_check_id[5:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/start_core_select">
            <obj_property name="ElementShortName">start_core_select[4:0]</obj_property>
            <obj_property name="ObjectShortName">start_core_select[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/start_task_slot_select">
            <obj_property name="ElementShortName">start_task_slot_select[5:0]</obj_property>
            <obj_property name="ObjectShortName">start_task_slot_select[5:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/lvt_cycle">
            <obj_property name="ElementShortName">lvt_cycle[3:0]</obj_property>
            <obj_property name="ObjectShortName">lvt_cycle[3:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group764">
            <obj_property name="label">Resource Aborts</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/max_vt_fixed">
               <obj_property name="ElementShortName">max_vt_fixed</obj_property>
               <obj_property name="ObjectShortName">max_vt_fixed</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/max_vt_rolling">
               <obj_property name="ElementShortName">max_vt_rolling</obj_property>
               <obj_property name="ObjectShortName">max_vt_rolling</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/max_vt_pos_fixed">
               <obj_property name="ElementShortName">max_vt_pos_fixed[5:0]</obj_property>
               <obj_property name="ObjectShortName">max_vt_pos_fixed[5:0]</obj_property>
               <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/resource_abort_start">
               <obj_property name="ElementShortName">resource_abort_start</obj_property>
               <obj_property name="ObjectShortName">resource_abort_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/gvt_induced_abort_start">
               <obj_property name="ElementShortName">gvt_induced_abort_start</obj_property>
               <obj_property name="ObjectShortName">gvt_induced_abort_start</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/in_gvt_induced_abort">
               <obj_property name="ElementShortName">in_gvt_induced_abort</obj_property>
               <obj_property name="ObjectShortName">in_gvt_induced_abort</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/in_resource_abort">
               <obj_property name="ElementShortName">in_resource_abort</obj_property>
               <obj_property name="ObjectShortName">in_resource_abort</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/core_1_running_task_slot">
               <obj_property name="ElementShortName">core_1_running_task_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">core_1_running_task_slot[5:0]</obj_property>
               <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/gvt_task_slot_valid">
            <obj_property name="ElementShortName">gvt_task_slot_valid</obj_property>
            <obj_property name="ObjectShortName">gvt_task_slot_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CQ_SLICE/gvt_task_slot">
            <obj_property name="ElementShortName">gvt_task_slot[5:0]</obj_property>
            <obj_property name="ObjectShortName">gvt_task_slot[5:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group317">
         <obj_property name="label">L2_STAGE_2</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/stall_in">
            <obj_property name="ElementShortName">stall_in</obj_property>
            <obj_property name="ObjectShortName">stall_in</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/stall_out">
            <obj_property name="ElementShortName">stall_out</obj_property>
            <obj_property name="ObjectShortName">stall_out</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/tag_entry">
            <obj_property name="ElementShortName">tag_entry[3:0]</obj_property>
            <obj_property name="ObjectShortName">tag_entry[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/tag_waddr">
            <obj_property name="ElementShortName">tag_waddr[11:0]</obj_property>
            <obj_property name="ObjectShortName">tag_waddr[11:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/tag_wen">
            <obj_property name="ElementShortName">tag_wen</obj_property>
            <obj_property name="ObjectShortName">tag_wen</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/tag_wdata">
            <obj_property name="ElementShortName">tag_wdata[3:0]</obj_property>
            <obj_property name="ObjectShortName">tag_wdata[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/i_wdata">
            <obj_property name="ElementShortName">i_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">i_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/i_wstrb">
            <obj_property name="ElementShortName">i_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">i_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/i_cid">
            <obj_property name="ElementShortName">i_cid[15:0]</obj_property>
            <obj_property name="ObjectShortName">i_cid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/i_addr">
            <obj_property name="ElementShortName">i_addr</obj_property>
            <obj_property name="ObjectShortName">i_addr</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/i_op">
            <obj_property name="ElementShortName">i_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">i_op[2:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_awvalid">
            <obj_property name="ElementShortName">m_awvalid</obj_property>
            <obj_property name="ObjectShortName">m_awvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_awaddr">
            <obj_property name="ElementShortName">m_awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m_awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_awid">
            <obj_property name="ElementShortName">m_awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">m_awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_awready">
            <obj_property name="ElementShortName">m_awready</obj_property>
            <obj_property name="ObjectShortName">m_awready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_arvalid">
            <obj_property name="ElementShortName">m_arvalid</obj_property>
            <obj_property name="ObjectShortName">m_arvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_araddr">
            <obj_property name="ElementShortName">m_araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">m_araddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_arid">
            <obj_property name="ElementShortName">m_arid[15:0]</obj_property>
            <obj_property name="ObjectShortName">m_arid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/m_arready">
            <obj_property name="ElementShortName">m_arready</obj_property>
            <obj_property name="ObjectShortName">m_arready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/retry_wdata">
            <obj_property name="ElementShortName">retry_wdata</obj_property>
            <obj_property name="ObjectShortName">retry_wdata</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/retry_wr_en">
            <obj_property name="ElementShortName">retry_wr_en</obj_property>
            <obj_property name="ObjectShortName">retry_wr_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/mshr_available">
            <obj_property name="ElementShortName">mshr_available</obj_property>
            <obj_property name="ObjectShortName">mshr_available</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/mshr_next">
            <obj_property name="ElementShortName">mshr_next[3:0]</obj_property>
            <obj_property name="ObjectShortName">mshr_next[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/mshr_set">
            <obj_property name="ElementShortName">mshr_set</obj_property>
            <obj_property name="ObjectShortName">mshr_set</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/mshr_data">
            <obj_property name="ElementShortName">mshr_data</obj_property>
            <obj_property name="ObjectShortName">mshr_data</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/d_addr">
            <obj_property name="ElementShortName">d_addr[13:0]</obj_property>
            <obj_property name="ObjectShortName">d_addr[13:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/d_wdata">
            <obj_property name="ElementShortName">d_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">d_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/d_en">
            <obj_property name="ElementShortName">d_en</obj_property>
            <obj_property name="ObjectShortName">d_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/d_wr">
            <obj_property name="ElementShortName">d_wr[63:0]</obj_property>
            <obj_property name="ObjectShortName">d_wr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/p_op">
            <obj_property name="ElementShortName">p_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">p_op[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/p_cid">
            <obj_property name="ElementShortName">p_cid[15:0]</obj_property>
            <obj_property name="ObjectShortName">p_cid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/p_mid">
            <obj_property name="ElementShortName">p_mid[15:0]</obj_property>
            <obj_property name="ObjectShortName">p_mid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/flush_advance_tag">
            <obj_property name="ElementShortName">flush_advance_tag</obj_property>
            <obj_property name="ObjectShortName">flush_advance_tag</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/write_buf_available">
            <obj_property name="ElementShortName">write_buf_available</obj_property>
            <obj_property name="ObjectShortName">write_buf_available</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/write_buf_id">
            <obj_property name="ElementShortName">write_buf_id[3:0]</obj_property>
            <obj_property name="ObjectShortName">write_buf_id[3:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/write_buf_match">
            <obj_property name="ElementShortName">write_buf_match</obj_property>
            <obj_property name="ObjectShortName">write_buf_match</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/log_way">
            <obj_property name="ElementShortName">log_way[1:0]</obj_property>
            <obj_property name="ObjectShortName">log_way[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/log_hit">
            <obj_property name="ElementShortName">log_hit</obj_property>
            <obj_property name="ObjectShortName">log_hit</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/next_p_op">
            <obj_property name="ElementShortName">next_p_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">next_p_op[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/next_p_cid">
            <obj_property name="ElementShortName">next_p_cid[15:0]</obj_property>
            <obj_property name="ObjectShortName">next_p_cid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/next_p_mid">
            <obj_property name="ElementShortName">next_p_mid[15:0]</obj_property>
            <obj_property name="ObjectShortName">next_p_mid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/mshr_next_id">
            <obj_property name="ElementShortName">mshr_next_id[15:0]</obj_property>
            <obj_property name="ObjectShortName">mshr_next_id[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/way">
            <obj_property name="ElementShortName">way[1:0]</obj_property>
            <obj_property name="ObjectShortName">way[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/hit">
            <obj_property name="ElementShortName">hit</obj_property>
            <obj_property name="ObjectShortName">hit</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_2/writeback_required">
            <obj_property name="ElementShortName">writeback_required</obj_property>
            <obj_property name="ObjectShortName">writeback_required</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group593">
         <obj_property name="label">L2_STAGE_3</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/stall_out">
            <obj_property name="ElementShortName">stall_out</obj_property>
            <obj_property name="ObjectShortName">stall_out</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/i_op">
            <obj_property name="ElementShortName">i_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">i_op[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/i_cid">
            <obj_property name="ElementShortName">i_cid[15:0]</obj_property>
            <obj_property name="ObjectShortName">i_cid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/i_mid">
            <obj_property name="ElementShortName">i_mid[15:0]</obj_property>
            <obj_property name="ObjectShortName">i_mid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/d_rdata">
            <obj_property name="ElementShortName">d_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">d_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_rready">
            <obj_property name="ElementShortName">c_rready</obj_property>
            <obj_property name="ObjectShortName">c_rready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_rdata">
            <obj_property name="ElementShortName">c_rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">c_rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_rvalid">
            <obj_property name="ElementShortName">c_rvalid</obj_property>
            <obj_property name="ObjectShortName">c_rvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_rid">
            <obj_property name="ElementShortName">c_rid[15:0]</obj_property>
            <obj_property name="ObjectShortName">c_rid[15:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_bready">
            <obj_property name="ElementShortName">c_bready</obj_property>
            <obj_property name="ObjectShortName">c_bready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_bvalid">
            <obj_property name="ElementShortName">c_bvalid</obj_property>
            <obj_property name="ObjectShortName">c_bvalid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/c_bid">
            <obj_property name="ElementShortName">c_bid[15:0]</obj_property>
            <obj_property name="ObjectShortName">c_bid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wid">
            <obj_property name="ElementShortName">m_wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">m_wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wdata">
            <obj_property name="ElementShortName">m_wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">m_wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wstrb">
            <obj_property name="ElementShortName">m_wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">m_wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wvalid">
            <obj_property name="ElementShortName">m_wvalid</obj_property>
            <obj_property name="ObjectShortName">m_wvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wlast">
            <obj_property name="ElementShortName">m_wlast</obj_property>
            <obj_property name="ObjectShortName">m_wlast</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/m_wready">
            <obj_property name="ElementShortName">m_wready</obj_property>
            <obj_property name="ObjectShortName">m_wready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/L2_STAGE_3/TILE_ID">
            <obj_property name="ElementShortName">TILE_ID[31:0]</obj_property>
            <obj_property name="ObjectShortName">TILE_ID[31:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group289">
         <obj_property name="label">L1 Arb -L2</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awid">
            <obj_property name="ElementShortName">awid[15:0]</obj_property>
            <obj_property name="ObjectShortName">awid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awaddr">
            <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awlen">
            <obj_property name="ElementShortName">awlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awsize">
            <obj_property name="ElementShortName">awsize[2:0]</obj_property>
            <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awvalid">
            <obj_property name="ElementShortName">awvalid</obj_property>
            <obj_property name="ObjectShortName">awvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/awready">
            <obj_property name="ElementShortName">awready</obj_property>
            <obj_property name="ObjectShortName">awready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wid">
            <obj_property name="ElementShortName">wid[15:0]</obj_property>
            <obj_property name="ObjectShortName">wid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wdata">
            <obj_property name="ElementShortName">wdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wstrb">
            <obj_property name="ElementShortName">wstrb[63:0]</obj_property>
            <obj_property name="ObjectShortName">wstrb[63:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wlast">
            <obj_property name="ElementShortName">wlast</obj_property>
            <obj_property name="ObjectShortName">wlast</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wvalid">
            <obj_property name="ElementShortName">wvalid</obj_property>
            <obj_property name="ObjectShortName">wvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/wready">
            <obj_property name="ElementShortName">wready</obj_property>
            <obj_property name="ObjectShortName">wready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/bid">
            <obj_property name="ElementShortName">bid[15:0]</obj_property>
            <obj_property name="ObjectShortName">bid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/bresp">
            <obj_property name="ElementShortName">bresp[1:0]</obj_property>
            <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/bvalid">
            <obj_property name="ElementShortName">bvalid</obj_property>
            <obj_property name="ObjectShortName">bvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/bready">
            <obj_property name="ElementShortName">bready</obj_property>
            <obj_property name="ObjectShortName">bready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/arid">
            <obj_property name="ElementShortName">arid[15:0]</obj_property>
            <obj_property name="ObjectShortName">arid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/araddr">
            <obj_property name="ElementShortName">araddr[63:0]</obj_property>
            <obj_property name="ObjectShortName">araddr[63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/arlen">
            <obj_property name="ElementShortName">arlen[7:0]</obj_property>
            <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/arsize">
            <obj_property name="ElementShortName">arsize[2:0]</obj_property>
            <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/arvalid">
            <obj_property name="ElementShortName">arvalid</obj_property>
            <obj_property name="ObjectShortName">arvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/arready">
            <obj_property name="ElementShortName">arready</obj_property>
            <obj_property name="ObjectShortName">arready</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rid">
            <obj_property name="ElementShortName">rid[15:0]</obj_property>
            <obj_property name="ObjectShortName">rid[15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rdata">
            <obj_property name="ElementShortName">rdata[511:0]</obj_property>
            <obj_property name="ObjectShortName">rdata[511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rresp">
            <obj_property name="ElementShortName">rresp[1:0]</obj_property>
            <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rlast">
            <obj_property name="ElementShortName">rlast</obj_property>
            <obj_property name="ObjectShortName">rlast</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rvalid">
            <obj_property name="ElementShortName">rvalid</obj_property>
            <obj_property name="ObjectShortName">rvalid</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /L2/l1/rready">
            <obj_property name="ElementShortName">rready</obj_property>
            <obj_property name="ObjectShortName">rready</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1239">
         <obj_property name="label">CQ_OUT_FIFO</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OUT_TASK_FIFO/wr_en">
            <obj_property name="ElementShortName">wr_en</obj_property>
            <obj_property name="ObjectShortName">wr_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cq_out_task">
            <obj_property name="ElementShortName">cq_out_task</obj_property>
            <obj_property name="ObjectShortName">cq_out_task</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /cq_out_task_slot">
            <obj_property name="ElementShortName">cq_out_task_slot[5:0]</obj_property>
            <obj_property name="ObjectShortName">cq_out_task_slot[5:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OUT_TASK_FIFO/rd_en">
            <obj_property name="ElementShortName">rd_en</obj_property>
            <obj_property name="ObjectShortName">rd_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OUT_TASK_FIFO/full">
            <obj_property name="ElementShortName">full</obj_property>
            <obj_property name="ObjectShortName">full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /OUT_TASK_FIFO/empty">
            <obj_property name="ElementShortName">empty</obj_property>
            <obj_property name="ObjectShortName">empty</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /fifo_cc_data">
            <obj_property name="ElementShortName">fifo_cc_data</obj_property>
            <obj_property name="ObjectShortName">fifo_cc_data</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /fifo_cc_slot">
            <obj_property name="ElementShortName">fifo_cc_slot[5:0]</obj_property>
            <obj_property name="ObjectShortName">fifo_cc_slot[5:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group765">
         <obj_property name="label">CONFLICT_SERIALIZER</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="group766">
            <obj_property name="label">m_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/m_task">
               <obj_property name="ElementShortName">m_task</obj_property>
               <obj_property name="ObjectShortName">m_task</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/m_cq_slot">
               <obj_property name="ElementShortName">m_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">m_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/m_valid">
               <obj_property name="ElementShortName">m_valid</obj_property>
               <obj_property name="ObjectShortName">m_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/m_ready">
               <obj_property name="ElementShortName">m_ready</obj_property>
               <obj_property name="ObjectShortName">m_ready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/next_insert_task_conflict_ready_list">
               <obj_property name="ElementShortName">next_insert_task_conflict_ready_list[7:0]</obj_property>
               <obj_property name="ObjectShortName">next_insert_task_conflict_ready_list[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/next_insert_task_conflict_running_tasks">
               <obj_property name="ElementShortName">next_insert_task_conflict_running_tasks[27:0]</obj_property>
               <obj_property name="ObjectShortName">next_insert_task_conflict_running_tasks[27:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group772">
            <obj_property name="label">s_</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/s_arvalid">
               <obj_property name="ElementShortName">s_arvalid[27:0]</obj_property>
               <obj_property name="ObjectShortName">s_arvalid[27:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/s_araddr">
               <obj_property name="ElementShortName">s_araddr[27:0][3:0]</obj_property>
               <obj_property name="ObjectShortName">s_araddr[27:0][3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/s_rvalid">
               <obj_property name="ElementShortName">s_rvalid[27:0]</obj_property>
               <obj_property name="ObjectShortName">s_rvalid[27:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/s_rdata">
               <obj_property name="ElementShortName">s_rdata</obj_property>
               <obj_property name="ObjectShortName">s_rdata</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/s_cq_slot">
               <obj_property name="ElementShortName">s_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">s_cq_slot[5:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group819">
            <obj_property name="label">ready_list</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/ready_list">
               <obj_property name="ElementShortName">ready_list[7:0]</obj_property>
               <obj_property name="ObjectShortName">ready_list[7:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/ready_list_cq_slot">
               <obj_property name="ElementShortName">ready_list_cq_slot[7:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">ready_list_cq_slot[7:0][5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/ready_list_valid">
               <obj_property name="ElementShortName">ready_list_valid[7:0]</obj_property>
               <obj_property name="ObjectShortName">ready_list_valid[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/ready_list_conflict">
               <obj_property name="ElementShortName">ready_list_conflict[7:0]</obj_property>
               <obj_property name="ObjectShortName">ready_list_conflict[7:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/task_type_ready">
               <obj_property name="ElementShortName">task_type_ready[15:0][7:0]</obj_property>
               <obj_property name="ObjectShortName">task_type_ready[15:0][7:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/reg_core_id">
            <obj_property name="ElementShortName">reg_core_id[4:0]</obj_property>
            <obj_property name="ObjectShortName">reg_core_id[4:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/reg_valid">
            <obj_property name="ElementShortName">reg_valid</obj_property>
            <obj_property name="ObjectShortName">reg_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/reg_task_select">
            <obj_property name="ElementShortName">reg_task_select[2:0]</obj_property>
            <obj_property name="ObjectShortName">reg_task_select[2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/can_take_request">
            <obj_property name="ElementShortName">can_take_request[27:0]</obj_property>
            <obj_property name="ObjectShortName">can_take_request[27:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/running_task_locale">
            <obj_property name="ElementShortName">running_task_locale[27:0][31:0]</obj_property>
            <obj_property name="ObjectShortName">running_task_locale[27:0][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/running_task_locale_valid">
            <obj_property name="ElementShortName">running_task_locale_valid[27:0]</obj_property>
            <obj_property name="ObjectShortName">running_task_locale_valid[27:0]</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/finished_task_valid">
            <obj_property name="ElementShortName">finished_task_valid</obj_property>
            <obj_property name="ObjectShortName">finished_task_valid</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/finished_task_locale_match">
            <obj_property name="ElementShortName">finished_task_locale_match[7:0]</obj_property>
            <obj_property name="ObjectShortName">finished_task_locale_match[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/finished_task_core">
            <obj_property name="ElementShortName">finished_task_core[4:0]</obj_property>
            <obj_property name="ObjectShortName">finished_task_core[4:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/finished_task_locale">
            <obj_property name="ElementShortName">finished_task_locale[31:0]</obj_property>
            <obj_property name="ObjectShortName">finished_task_locale[31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /CONFLICT_SERIALIZER/ready_list_size">
            <obj_property name="ElementShortName">ready_list_size[2:0]</obj_property>
            <obj_property name="ObjectShortName">ready_list_size[2:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group934">
         <obj_property name="label">UNDO_LOG</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="group" fp_name="group950">
            <obj_property name="label">core_input</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/undo_log_valid">
               <obj_property name="ElementShortName">undo_log_valid[23:0]</obj_property>
               <obj_property name="ObjectShortName">undo_log_valid[23:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/undo_log_ready">
               <obj_property name="ElementShortName">undo_log_ready[23:0]</obj_property>
               <obj_property name="ObjectShortName">undo_log_ready[23:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/undo_log_select_core">
               <obj_property name="ElementShortName">undo_log_select_core[4:0]</obj_property>
               <obj_property name="ObjectShortName">undo_log_select_core[4:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/undo_log_select_valid">
               <obj_property name="ElementShortName">undo_log_select_valid</obj_property>
               <obj_property name="ObjectShortName">undo_log_select_valid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/undo_log_select_ready">
               <obj_property name="ElementShortName">undo_log_select_ready</obj_property>
               <obj_property name="ObjectShortName">undo_log_select_ready</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/addr_log">
            <obj_property name="ElementShortName">addr_log[0:63][31:0]</obj_property>
            <obj_property name="ObjectShortName">addr_log[0:63][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/data_log">
            <obj_property name="ElementShortName">data_log[0:63][31:0]</obj_property>
            <obj_property name="ObjectShortName">data_log[0:63][31:0]</obj_property>
         </wvobject>
         <wvobject type="group" fp_name="group951">
            <obj_property name="label">restore</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_arvalid">
               <obj_property name="ElementShortName">restore_arvalid[3:0]</obj_property>
               <obj_property name="ObjectShortName">restore_arvalid[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_araddr">
               <obj_property name="ElementShortName">restore_araddr[3:0][3:0]</obj_property>
               <obj_property name="ObjectShortName">restore_araddr[3:0][3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_rvalid">
               <obj_property name="ElementShortName">restore_rvalid[3:0]</obj_property>
               <obj_property name="ObjectShortName">restore_rvalid[3:0]</obj_property>
               <obj_property name="isExpanded"></obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/next_cq_slot">
               <obj_property name="ElementShortName">next_cq_slot[5:0]</obj_property>
               <obj_property name="ObjectShortName">next_cq_slot[5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/addr_read">
               <obj_property name="ElementShortName">addr_read[31:0]</obj_property>
               <obj_property name="ObjectShortName">addr_read[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/data_read">
               <obj_property name="ElementShortName">data_read[31:0]</obj_property>
               <obj_property name="ObjectShortName">data_read[31:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/thread_in_use">
               <obj_property name="ElementShortName">thread_in_use[3:0]</obj_property>
               <obj_property name="ObjectShortName">thread_in_use[3:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/thread_cq_slot">
               <obj_property name="ElementShortName">thread_cq_slot[3:0][5:0]</obj_property>
               <obj_property name="ObjectShortName">thread_cq_slot[3:0][5:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_state">
               <obj_property name="ElementShortName">restore_state[1:0]</obj_property>
               <obj_property name="ObjectShortName">restore_state[1:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_ack_thread">
               <obj_property name="ElementShortName">restore_ack_thread[1:0]</obj_property>
               <obj_property name="ObjectShortName">restore_ack_thread[1:0]</obj_property>
            </wvobject>
            <wvobject type="other" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/restore_ack_state">
               <obj_property name="ElementShortName">restore_ack_state</obj_property>
               <obj_property name="ObjectShortName">restore_ack_state</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="group" fp_name="group956">
            <obj_property name="label">L2</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/awid">
               <obj_property name="ElementShortName">awid[15:0]</obj_property>
               <obj_property name="ObjectShortName">awid[15:0]</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/awaddr">
               <obj_property name="ElementShortName">awaddr[63:0]</obj_property>
               <obj_property name="ObjectShortName">awaddr[63:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/awvalid">
               <obj_property name="ElementShortName">awvalid</obj_property>
               <obj_property name="ObjectShortName">awvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/awready">
               <obj_property name="ElementShortName">awready</obj_property>
               <obj_property name="ObjectShortName">awready</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/wvalid">
               <obj_property name="ElementShortName">wvalid</obj_property>
               <obj_property name="ObjectShortName">wvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/wready">
               <obj_property name="ElementShortName">wready</obj_property>
               <obj_property name="ObjectShortName">wready</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/wdata">
               <obj_property name="ElementShortName">wdata[511:0]</obj_property>
               <obj_property name="ObjectShortName">wdata[511:0]</obj_property>
               <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
            </wvobject>
            <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/bid">
               <obj_property name="ElementShortName">bid[15:0]</obj_property>
               <obj_property name="ObjectShortName">bid[15:0]</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/bvalid">
               <obj_property name="ElementShortName">bvalid</obj_property>
               <obj_property name="ObjectShortName">bvalid</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /UNDO_LOG/l2/bready">
               <obj_property name="ElementShortName">bready</obj_property>
               <obj_property name="ObjectShortName">bready</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group1058">
         <obj_property name="label">Coal</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_full">
            <obj_property name="ElementShortName">spill_fifo_full</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_full</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_empty">
            <obj_property name="ElementShortName">spill_fifo_empty</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_empty</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_wr_en">
            <obj_property name="ElementShortName">spill_fifo_wr_en</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_wr_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_rd_en">
            <obj_property name="ElementShortName">spill_fifo_rd_en</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_rd_en</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_rd_data">
            <obj_property name="ElementShortName">spill_fifo_rd_data</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_rd_data</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /spill_fifo_wr_data">
            <obj_property name="ElementShortName">spill_fifo_wr_data</obj_property>
            <obj_property name="ObjectShortName">spill_fifo_wr_data</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /tasks_remaining">
            <obj_property name="ElementShortName">tasks_remaining[7:0]</obj_property>
            <obj_property name="ObjectShortName">tasks_remaining[7:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /state">
            <obj_property name="ElementShortName">state[3:0]</obj_property>
            <obj_property name="ObjectShortName">state[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /SPILL_FIFO/wr_ptr">
            <obj_property name="ElementShortName">wr_ptr[8:0]</obj_property>
            <obj_property name="ObjectShortName">wr_ptr[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /SPILL_FIFO/rd_ptr">
            <obj_property name="ElementShortName">rd_ptr[8:0]</obj_property>
            <obj_property name="ObjectShortName">rd_ptr[8:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/\tile[0].TILE /\genblk3.COALESCER /SPILL_FIFO/size">
            <obj_property name="ElementShortName">size[8:0]</obj_property>
            <obj_property name="ObjectShortName">size[8:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group418">
      <obj_property name="label">MEM_XBAR</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/waiting_for_w">
         <obj_property name="ElementShortName">waiting_for_w[3:0]</obj_property>
         <obj_property name="ObjectShortName">waiting_for_w[3:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group417">
         <obj_property name="label">AW</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_awid">
            <obj_property name="ElementShortName">s_awid[1:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">s_awid[1:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_awaddr">
            <obj_property name="ElementShortName">s_awaddr[1:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">s_awaddr[1:0][63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_awvalid">
            <obj_property name="ElementShortName">s_awvalid[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_awvalid[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_awready">
            <obj_property name="ElementShortName">s_awready[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_awready[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_awid">
            <obj_property name="ElementShortName">m_awid[3:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">m_awid[3:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_awaddr">
            <obj_property name="ElementShortName">m_awaddr[3:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">m_awaddr[3:0][63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_awvalid">
            <obj_property name="ElementShortName">m_awvalid[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_awvalid[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_awready">
            <obj_property name="ElementShortName">m_awready[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_awready[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/aw_sched_out">
            <obj_property name="ElementShortName">aw_sched_out[3:0][0:0]</obj_property>
            <obj_property name="ObjectShortName">aw_sched_out[3:0][0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/aw_can_take_new">
            <obj_property name="ElementShortName">aw_can_take_new[3:0]</obj_property>
            <obj_property name="ObjectShortName">aw_can_take_new[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_aw_port">
            <obj_property name="ElementShortName">s_aw_port[1:0][2:0]</obj_property>
            <obj_property name="ObjectShortName">s_aw_port[1:0][2:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group380">
         <obj_property name="label">W</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_wid">
            <obj_property name="ElementShortName">s_wid[1:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">s_wid[1:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_wdata">
            <obj_property name="ElementShortName">s_wdata[1:0][511:0]</obj_property>
            <obj_property name="ObjectShortName">s_wdata[1:0][511:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_wstrb">
            <obj_property name="ElementShortName">s_wstrb[1:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">s_wstrb[1:0][63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_wvalid">
            <obj_property name="ElementShortName">s_wvalid[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_wvalid[1:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_wready">
            <obj_property name="ElementShortName">s_wready[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_wready[1:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wid">
            <obj_property name="ElementShortName">m_wid[3:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">m_wid[3:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wdata">
            <obj_property name="ElementShortName">m_wdata[3:0][511:0]</obj_property>
            <obj_property name="ObjectShortName">m_wdata[3:0][511:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wstrb">
            <obj_property name="ElementShortName">m_wstrb[3:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">m_wstrb[3:0][63:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wlast">
            <obj_property name="ElementShortName">m_wlast[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_wlast[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wvalid">
            <obj_property name="ElementShortName">m_wvalid[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_wvalid[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_wready">
            <obj_property name="ElementShortName">m_wready[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_wready[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/w_sched_out">
            <obj_property name="ElementShortName">w_sched_out[3:0][0:0]</obj_property>
            <obj_property name="ObjectShortName">w_sched_out[3:0][0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/w_can_take_new">
            <obj_property name="ElementShortName">w_can_take_new[3:0]</obj_property>
            <obj_property name="ObjectShortName">w_can_take_new[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_w_port">
            <obj_property name="ElementShortName">s_w_port[1:0][2:0]</obj_property>
            <obj_property name="ObjectShortName">s_w_port[1:0][2:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group366">
         <obj_property name="label">AR</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_arid">
            <obj_property name="ElementShortName">s_arid[1:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">s_arid[1:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_araddr">
            <obj_property name="ElementShortName">s_araddr[1:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">s_araddr[1:0][63:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_arvalid">
            <obj_property name="ElementShortName">s_arvalid[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_arvalid[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_arready">
            <obj_property name="ElementShortName">s_arready[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_arready[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_ar_port">
            <obj_property name="ElementShortName">s_ar_port[1:0][2:0]</obj_property>
            <obj_property name="ObjectShortName">s_ar_port[1:0][2:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_arid">
            <obj_property name="ElementShortName">m_arid[3:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">m_arid[3:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_araddr">
            <obj_property name="ElementShortName">m_araddr[3:0][63:0]</obj_property>
            <obj_property name="ObjectShortName">m_araddr[3:0][63:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_arvalid">
            <obj_property name="ElementShortName">m_arvalid[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_arvalid[3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_arready">
            <obj_property name="ElementShortName">m_arready[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_arready[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/ar_sched_in">
            <obj_property name="ElementShortName">ar_sched_in[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">ar_sched_in[3:0][1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/ar_sched_out">
            <obj_property name="ElementShortName">ar_sched_out[3:0][0:0]</obj_property>
            <obj_property name="ObjectShortName">ar_sched_out[3:0][0:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/ar_can_take_new">
            <obj_property name="ElementShortName">ar_can_take_new[3:0]</obj_property>
            <obj_property name="ObjectShortName">ar_can_take_new[3:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group356">
         <obj_property name="label">R</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_rid">
            <obj_property name="ElementShortName">s_rid[1:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">s_rid[1:0][15:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_rvalid">
            <obj_property name="ElementShortName">s_rvalid[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_rvalid[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_rready">
            <obj_property name="ElementShortName">s_rready[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_rready[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_rdata">
            <obj_property name="ElementShortName">s_rdata[1:0][511:0]</obj_property>
            <obj_property name="ObjectShortName">s_rdata[1:0][511:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/r_sched_in">
            <obj_property name="ElementShortName">r_sched_in[1:0][3:0]</obj_property>
            <obj_property name="ObjectShortName">r_sched_in[1:0][3:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/r_sched_out">
            <obj_property name="ElementShortName">r_sched_out[1:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">r_sched_out[1:0][1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/r_can_take_new">
            <obj_property name="ElementShortName">r_can_take_new[1:0]</obj_property>
            <obj_property name="ObjectShortName">r_can_take_new[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_rid">
            <obj_property name="ElementShortName">m_rid[3:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">m_rid[3:0][15:0]</obj_property>
            <obj_property name="isExpanded"></obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_rvalid">
            <obj_property name="ElementShortName">m_rvalid[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_rvalid[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_rready">
            <obj_property name="ElementShortName">m_rready[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_rready[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_r_port">
            <obj_property name="ElementShortName">m_r_port[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">m_r_port[3:0][1:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group373">
         <obj_property name="label">B</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_bid">
            <obj_property name="ElementShortName">s_bid[1:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">s_bid[1:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_bresp">
            <obj_property name="ElementShortName">s_bresp[1:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">s_bresp[1:0][1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_bvalid">
            <obj_property name="ElementShortName">s_bvalid[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_bvalid[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/s_bready">
            <obj_property name="ElementShortName">s_bready[1:0]</obj_property>
            <obj_property name="ObjectShortName">s_bready[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_bid">
            <obj_property name="ElementShortName">m_bid[3:0][15:0]</obj_property>
            <obj_property name="ObjectShortName">m_bid[3:0][15:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_bresp">
            <obj_property name="ElementShortName">m_bresp[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">m_bresp[3:0][1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_bvalid">
            <obj_property name="ElementShortName">m_bvalid[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_bvalid[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_bready">
            <obj_property name="ElementShortName">m_bready[3:0]</obj_property>
            <obj_property name="ObjectShortName">m_bready[3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/b_sched_in">
            <obj_property name="ElementShortName">b_sched_in[1:0][3:0]</obj_property>
            <obj_property name="ObjectShortName">b_sched_in[1:0][3:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/b_sched_out">
            <obj_property name="ElementShortName">b_sched_out[1:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">b_sched_out[1:0][1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/b_can_take_new">
            <obj_property name="ElementShortName">b_can_take_new[1:0]</obj_property>
            <obj_property name="ObjectShortName">b_can_take_new[1:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/tb/card/fpga/CL/MEM_XBAR/m_b_port">
            <obj_property name="ElementShortName">m_b_port[3:0][1:0]</obj_property>
            <obj_property name="ObjectShortName">m_b_port[3:0][1:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group685">
      <obj_property name="label">Task_Xbar</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wvalid">
         <obj_property name="ElementShortName">s_wvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_wvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wready">
         <obj_property name="ElementShortName">s_wready[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_wready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wdata">
         <obj_property name="ElementShortName">s_wdata[0:0][137:0]</obj_property>
         <obj_property name="ObjectShortName">s_wdata[0:0][137:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_port">
         <obj_property name="ElementShortName">s_port[0:0][0:0]</obj_property>
         <obj_property name="ObjectShortName">s_port[0:0][0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wvalid">
         <obj_property name="ElementShortName">m_wvalid[0:0]</obj_property>
         <obj_property name="ObjectShortName">m_wvalid[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wready">
         <obj_property name="ElementShortName">m_wready[0:0]</obj_property>
         <obj_property name="ObjectShortName">m_wready[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wdata">
         <obj_property name="ElementShortName">m_wdata[0:0][137:0]</obj_property>
         <obj_property name="ObjectShortName">m_wdata[0:0][137:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wvalid_q">
         <obj_property name="ElementShortName">s_wvalid_q[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_wvalid_q[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wready_q">
         <obj_property name="ElementShortName">s_wready_q[0:0]</obj_property>
         <obj_property name="ObjectShortName">s_wready_q[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_wdata_q">
         <obj_property name="ElementShortName">s_wdata_q[0:0][137:0]</obj_property>
         <obj_property name="ObjectShortName">s_wdata_q[0:0][137:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/s_port_q">
         <obj_property name="ElementShortName">s_port_q[0:0][0:0]</obj_property>
         <obj_property name="ObjectShortName">s_port_q[0:0][0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wvalid_p">
         <obj_property name="ElementShortName">m_wvalid_p[0:0]</obj_property>
         <obj_property name="ObjectShortName">m_wvalid_p[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wready_p">
         <obj_property name="ElementShortName">m_wready_p[0:0]</obj_property>
         <obj_property name="ObjectShortName">m_wready_p[0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/m_wdata_p">
         <obj_property name="ElementShortName">m_wdata_p[0:0][137:0]</obj_property>
         <obj_property name="ObjectShortName">m_wdata_p[0:0][137:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/w_sched_in">
         <obj_property name="ElementShortName">w_sched_in[0:0][0:0]</obj_property>
         <obj_property name="ObjectShortName">w_sched_in[0:0][0:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/w_sched_out">
         <obj_property name="ElementShortName">w_sched_out[0:0][-1:0]</obj_property>
         <obj_property name="ObjectShortName">w_sched_out[0:0][-1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb/card/fpga/CL/TASK_XBAR/w_can_take_new">
         <obj_property name="ElementShortName">w_can_take_new[0:0]</obj_property>
         <obj_property name="ObjectShortName">w_can_take_new[0:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
