// Seed: 3649926725
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire [1 : -1] id_3;
  wire id_4;
  ;
  parameter id_5 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output logic id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7
    , id_25,
    input supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply0 id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input wire id_16,
    input uwire id_17,
    input uwire id_18,
    input uwire id_19,
    input wor id_20,
    output wor id_21,
    output uwire id_22,
    output uwire id_23
);
  always id_4 <= -1'b0 - id_3;
  module_0 modCall_1 (
      id_25,
      id_25
  );
endmodule
