

================================================================
== Vitis HLS Report for 'dense_output_7'
================================================================
* Date:           Thu Aug 29 18:14:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201  |dense_output_7_Pipeline_VITIS_LOOP_67_1  |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   19|    1446|    974|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    166|    -|
|Register         |        -|    -|     268|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|   19|    1714|   1142|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-----+-----+
    |grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201  |dense_output_7_Pipeline_VITIS_LOOP_67_1  |        8|  19|  1446|  974|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-----+-----+
    |Total                                               |                                         |        8|  19|  1446|  974|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  59|         11|    1|         11|
    |ap_done           |   9|          2|    1|          2|
    |input_r_address0  |  49|          9|    4|         36|
    |input_r_address1  |  49|          9|    4|         36|
    +------------------+----+-----------+-----+-----------+
    |Total             | 166|         31|   10|         85|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_dense_output_7_Pipeline_VITIS_LOOP_67_1_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |input_load_10_reg_345                                            |  16|   0|   16|          0|
    |input_load_11_reg_350                                            |  16|   0|   16|          0|
    |input_load_12_reg_365                                            |  16|   0|   16|          0|
    |input_load_13_reg_370                                            |  16|   0|   16|          0|
    |input_load_14_reg_385                                            |  16|   0|   16|          0|
    |input_load_15_reg_390                                            |  16|   0|   16|          0|
    |input_load_1_reg_250                                             |  16|   0|   16|          0|
    |input_load_2_reg_265                                             |  16|   0|   16|          0|
    |input_load_3_reg_270                                             |  16|   0|   16|          0|
    |input_load_4_reg_285                                             |  16|   0|   16|          0|
    |input_load_5_reg_290                                             |  16|   0|   16|          0|
    |input_load_6_reg_305                                             |  16|   0|   16|          0|
    |input_load_7_reg_310                                             |  16|   0|   16|          0|
    |input_load_8_reg_325                                             |  16|   0|   16|          0|
    |input_load_9_reg_330                                             |  16|   0|   16|          0|
    |input_load_reg_245                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 268|   0|  268|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dense_output_7|  return value|
|input_r_address0   |  out|    4|   ap_memory|         input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|         input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|         input_r|         array|
|input_r_address1   |  out|    4|   ap_memory|         input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|         input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|         input_r|         array|
|output_r_address0  |  out|    5|   ap_memory|        output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|        output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|        output_r|         array|
+-------------------+-----+-----+------------+----------------+--------------+

