// Seed: 30007293
module module_0 ();
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_4  = 0;
endmodule
module module_1;
  logic [7:0] id_1;
  wire id_2;
  wire id_3;
  wire id_5;
  assign id_1[1] = id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  tri id_1 = 1;
endmodule
module module_3 (
    input tri id_0,
    input tri id_1
    , id_8,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri1 id_6
);
  wire id_9;
  nand primCall (id_5, id_8, id_9);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
