INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:03:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.645ns period=7.290ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.645ns period=7.290ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.290ns  (clk rise@7.290ns - clk rise@0.000ns)
  Data Path Delay:        6.844ns  (logic 2.145ns (31.343%)  route 4.699ns (68.657%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.773 - 7.290 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2818, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X14Y126        FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y126        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq2/handshake_lsq_lsq2_core/ldq_head_q_reg[1]/Q
                         net (fo=25, routed)          0.370     1.132    lsq2/handshake_lsq_lsq2_core/ldq_head_q[1]
    SLICE_X15Y126        LUT4 (Prop_lut4_I1_O)        0.043     1.175 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.175    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X15Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.426 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.426    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.475 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.475    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X15Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.582 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[2]
                         net (fo=5, routed)           0.308     1.891    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_5
    SLICE_X17Y127        LUT3 (Prop_lut3_I1_O)        0.118     2.009 f  lsq2/handshake_lsq_lsq2_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.376     2.385    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/oldest_entry_allocated_per_port_4
    SLICE_X15Y123        LUT6 (Prop_lut6_I5_O)        0.043     2.428 f  lsq2/handshake_lsq_lsq2_core/dataReg[8]_i_3/O
                         net (fo=1, routed)           0.318     2.746    lsq2/handshake_lsq_lsq2_core/dataReg[8]_i_3_n_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I5_O)        0.043     2.789 f  lsq2/handshake_lsq_lsq2_core/dataReg[8]_i_1/O
                         net (fo=2, routed)           0.212     3.001    load0/data_tehb/dataReg_reg[31]_0[8]
    SLICE_X15Y124        LUT3 (Prop_lut3_I0_O)        0.043     3.044 f  load0/data_tehb/dataReg[8]_i_3/O
                         net (fo=2, routed)           0.376     3.420    control_merge1/tehb/control/load0_dataOut[8]
    SLICE_X12Y130        LUT6 (Prop_lut6_I3_O)        0.043     3.463 f  control_merge1/tehb/control/ltOp_carry__0_i_16/O
                         net (fo=4, routed)           0.525     3.988    control_merge1/tehb/control/buffer6_outs[8]
    SLICE_X16Y132        LUT6 (Prop_lut6_I5_O)        0.043     4.031 r  control_merge1/tehb/control/level4_c1[25]_i_14/O
                         net (fo=1, routed)           0.413     4.444    control_merge1/tehb/control/level4_c1[25]_i_14_n_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I3_O)        0.043     4.487 r  control_merge1/tehb/control/level4_c1[25]_i_7/O
                         net (fo=8, routed)           0.292     4.779    control_merge1/tehb/control/addf0/ieee2nfloat_0/infinity__0
    SLICE_X15Y131        LUT3 (Prop_lut3_I0_O)        0.043     4.822 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.173     4.995    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X14Y132        LUT6 (Prop_lut6_I5_O)        0.043     5.038 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.038    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X14Y132        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.211 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.211    addf0/operator/ltOp_carry__2_n_0
    SLICE_X14Y133        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.333 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.306     5.639    control_merge1/tehb/control/CO[0]
    SLICE_X15Y133        LUT2 (Prop_lut2_I0_O)        0.127     5.766 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.254     6.020    addf0/operator/p_1_in[1]
    SLICE_X13Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     6.262 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.262    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.415 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.315     6.730    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X13Y135        LUT6 (Prop_lut6_I4_O)        0.119     6.849 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.099     6.948    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X13Y135        LUT4 (Prop_lut4_I0_O)        0.043     6.991 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.361     7.352    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X15Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.290     7.290 r  
                                                      0.000     7.290 r  clk (IN)
                         net (fo=2818, unset)         0.483     7.773    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y134        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[21]/C
                         clock pessimism              0.000     7.773    
                         clock uncertainty           -0.035     7.737    
    SLICE_X15Y134        FDRE (Setup_fdre_C_R)       -0.295     7.442    addf0/operator/RightShifterComponent/level4_c1_reg[21]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  0.091    




